

- Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 24 MHz to 200 MHz
- Low Jitter (Cycle-cycle): <|150 ps| Over the Range 66 MHz–200 MHz
- Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Is Used to Tune the Input-Output Delay)
- Three-States Outputs When There Is no Input Clock
- Operates From Single 3.3-V Supply
- Available in 8-Pin TSSOP and 8-Pin SOIC Packages
- Consumes Less Than 100 μ A (Typically) in Power Down Mode
- Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock
- 25- Ω On-Chip Series Damping Resistors
- Integrated RC PLL Loop Filter Eliminates the Need for External Components

**D OR PW PACKAGE
(TOP VIEW)**

CLKIN	1	8	CLKOUT
1Y1	2	7	1Y3
1Y0	3	6	V _{DD} 3.3 V
GND	4	5	1Y2

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-54151736
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

description

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks (1Y[0–3] and CLKOUT) to the input clock signal (CLKIN). The CDCVF2505 operates at 3.3 V. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes in power-down mode when no input signal is applied to CLKIN.

Unlike many products containing PLLs, the CDCVF2505 does not require an external RC network. The loop filter for the PLLs is included on-chip, minimizing component count, space, and cost.

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

The CDCVF2505 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CDCVF2505

3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER


SCAS640E – JULY 2000 – REVISED MARCH 2005

FUNCTION TABLE

INPUT	OUTPUTS	
CLKIN	1Y (0:3)	CLKOUT
L	L	L
H	H	H
<10 MHz†	Z	Z

† Typically, below 2 MHz the device goes in power-down mode in which the PLL is turned off and the outputs enter into Hi-Z mode. If a >10-MHz signal is applied at CLKIN the PLL turns on, reacquires lock, and stabilizes after approximately 100 μ s. The outputs will then be enabled.

functional block diagram



勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
1Y[0-3]	2, 3, 5, 7	O	Clock outputs. These outputs are low-skew copies of CLKIN. Each output has an integrated 25Ω series damping resistor.
CLKIN	1	I	Clock input. CLKIN provides the clock signal to be distributed by the CDCVF2505 clock driver. CLKIN is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid signal is applied, a stabilization time (100 μ s) is required for the PLL to phase lock the feedback signal to CLKIN.
CLKOUT	8	O	Feedback output. CLKOUT completes the internal feedback loop of the PLL. This connection is made inside the chip and an external feedback loop should NOT be connected. CLKOUT can be loaded with a capacitor to achieve zero delay between CLKIN and the Y outputs.
GND	4	Power	Ground
V _{DD3.3V}	6	Power	3.3-V Supply

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{DD}	-0.5 V to 4.3 V
Input voltage range, V _I (see Notes 1 and 2)	-0.5 V to V _{DD} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{DD} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	± 50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	± 50 mA
Continuous total output current, I _O (V _O = 0 to V _{DD})	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	165.5°C/W
PWR package	230.5°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.3 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	3.3	3.6	V
High-level input voltage, V _{IH}	0.7 V _{DD}			V
Low-level input voltage, V _{IL}		0.3 V _{DD}		V
Input voltage, V _I	0	V _{DD}		V
High-level output current, I _{OH}			-12	mA
Low-level output current, I _{OL}			12	mA
Operating free-air temperature, T _A	-40	85		°C

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-54151736
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

CDCVF2505
3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER

SCAS640E – JULY 2000 – REVISED MARCH 2005

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-54151736
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	NOM	MAX	UNIT
f _{clk}	Clock frequency		24	200		MHz
	Input clock duty cycle	24 MHz – 85 MHz (see Note 4)	30%	85%		
		86 MHz – 200 MHz	40%	50%	60%	
Stabilization time (see Note 5)			100			μs

NOTES: 4. Ensured by design but not 100% production tested.

5. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{DD}	MIN	TYP [†]	MAX	UNIT
V _{IK}	Input voltage	I _I = -18 mA	3 V		-1.2		V
V _{OH}	High-level output voltage	I _{OH} = -100 μA	MIN to MAX	V _{DD} -0.2			V
		I _{OH} = -12 mA	3 V	2.1			
		I _{OH} = -6 mA	3 V	2.4			
V _{OL}	Low-level output voltage	I _{OL} = 100 μA	MIN to MAX		0.2		V
		I _{OL} = 12 mA	3 V		0.8		
		I _{OL} = 6 mA	3 V		0.55		
I _{OH}	High-level output current	V _O = 1 V	3 V	-27			mA
		V _O = 1.65 V	3.3 V		-36		
I _{OL}	Low-level output current	V _O = 2 V	3 V	27			mA
		V _O = 1.65 V	3.3 V		40		
I _I	Input current	V _I = 0 V or V _{DD}			±5		μA
C _i	Input capacitance	V _I = 0 V or V _{DD}	3.3 V		4.2		pF
C _o	Output capacitance	Y _n	V _I = 0 V or V _{DD}	3.3 V	2.8		pF
		CLKOUT			5.2		

† All typical values are at respective nominal V_{DD} and 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 25 pF, V_{DD} = 3.3 V ± 0.3 V (see Note 5)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{pd}	Propagation delay (normalized (see Figure 3))	CLKIN to Y _n , f = 66 MHz to 200 MHz	-150		150	ps
t _{sk(o)}	Output skew (see Note 6)	Y _n to Y _n			150	ps
t _{c(jit_cc)}	Jitter (cycle to cycle) (see Figure 5)	f = 66 MHz to 200 MHz	70	150		ps
		f = 24 MHz to 50 MHz	200	400		
odc	Output duty cycle (see Figure 4)	f = 24 MHz to 200 MHz at 50% V _{DD}	45%	55%		
t _r	Rise time	V _O = 0.4 V to 2 V	0.5	2		ns
t _f	Fall time	V _O = 2 V to 0.4 V	0.5	2		ns

† All typical values are at respective nominal V_{DD} and 25°C.

NOTE 6: The t_{sk(o)} specification is only valid for equal loading of all outputs.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ESD information

ESD MODELS		LIMIT
Human Body Model (HBM)		2.0 kV
Machine Model (MM)		300 V
Charge Device Model (CDM)		1 kV

thermal information

CDCVF2505 8-PIN SOIC		THERMAL AIR FLOW (CFM)				UNIT
		0	150	250	500	
R _{θJA}	High K	97	87	83	77	°C/W
R _{θJA}	Low K	165	126	113	97	°C/W
R _{θJC}	High K	39				°C/W
R _{θJC}	Low K	42				°C/W

CDCVF2505 8-PIN TSSOP		THERMAL AIR FLOW (CFM)				UNIT
		0	150	250	500	
R _{θJA}	High K	149	142	138	132	°C/W
R _{θJA}	Low K	230	185	170	150	°C/W
R _{θJC}	High K	65				°C/W
R _{θJC}	Low K	69				°C/W

TYPICAL CHARACTERISTICS




Figure 1




Figure 2

NOTE: Delta Load = CLKOUT Load – Yn Load

TYPICAL CHARACTERISTICS




Figure 3




Figure 4




Figure 5




Figure 6

PARAMETER MEASUREMENT INFORMATION




Figure 7. Test Load Circuit



Figure 8. Voltage Threshold for Measurements, Propagation Delay (t_{pd})

Figure 9. Output Skew






Figure 10. Cycle-to-Cycle Jitter

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787


[Http://www.100y.com.tw](http://www.100y.com.tw)

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF2505DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
CDCVF2505PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-54151736
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCVF2505DR	SOIC	D	8	2500	346.0	346.0	29.0
CDCVF2505PWR	TSSOP	PW	8	2000	346.0	346.0	29.0

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN




- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - Falls within JEDEC MO-153

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-54151736
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

△C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

△D Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.

4040047-2/H 11/2006