





**DAC7615** 

# Quad, Serial Input, 12-Bit, Voltage Output DIGITAL-TO-ANALOG CONVERTER

### **FEATURES**

- LOW POWER: 20mW
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 10µs to 0.012%
- 12-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- DOUBLE-BUFFERED DATA INPUTS
- SMALL 20-LEAD SSOP PACKAGE

## DESCRIPTION

The DAC7615 is a quad, serial input, 12-bit, voltage output digital-to-analog converter (DAC) with guaranteed 12-bit monotonic performance over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range. An asynchronous reset clears all registers to either mid-scale ( $800_{H}$ ) or zeroscale ( $000_{H}$ ), selectable via the RESETSEL pin. The individual DAC inputs are double buffered to allow

## APPLICATIONS

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS

for simultaneous update of all DAC outputs. The device can be powered from a single +5V supply or from dual +5V and -5V supplies.

Low power and small size makes the DAC7615 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servocontrol. The device is available in 16-pin plastic DIP, 16-lead SOIC, and 20-lead SSOP packages and is guaranteed over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

### **SPECIFICATIONS**

At  $T_A = -40^{\circ}C$  to +85°C,  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = -2.5V$ , unless otherwise noted.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

WWW. ANY.COM	WW WW	DAC7615E, P, U			DAC7615EB, PB, UB			WIN	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS	
ACCURACY	LT.	1.100 -	$c0^{M}$			WW.		ON.	
Linearity Error <sup>(1)</sup>	$V_{ss} = 0V \text{ or } -5V$	-11003		<u>+2</u>			±1	LSB <sup>(2)</sup>	
Linearity Matching <sup>(3)</sup>	$V_{ss} = 0V \text{ or } -5V$	N.10		±2			±1	LSB	
Differential Linearity Error	$V_{ss} = 0V \text{ or } -5V$	W1.100		±1			±1	LSB	
Monotonicity	33	12		VT.	*		001	Bits	
Zero-Scale Error	Code = 000u	$\overline{\mathbf{W}}$		+4	×1		*	LSB	
Zero-Scale Drift			2	5		*	* 10	ppm/°C	
Zero-Scale Matching <sup>(3)</sup>	CONT	WW.		+2	N/		+1	LSB	
Full-Scale Error	Code = FEF.			+4			*	LSB	
Full-Scale Matching <sup>(3)</sup>	N.COROCOUCTINIH	NN V		+2	WT		+1	LSB	
Zoro Scalo Error	Codo = 000 $V = 0V$			<u>+0</u>			<u>+</u>   ×	LOD	
Zero-Scale Drift	$V_{H} = 0$	N	E OO	10	VT.	×4	× ×		
Zero-Scale Drift	$v_{SS} = 0v$	W	3		W	-75	+2		
	$v_{SS} = 0v$	NY '		10 T4	M. L		<u> </u>	LOD	
	$Code = FFF_{H}, V_{SS} = 0V$	W		±δ	VT.		*	LOB	
Paula Currela Daia	V <sub>SS</sub> = UV			±4	OM.		±2	LSB	
Power Supply Rejection	VIT		30	1001.	The	*		ppm/V	
ANALOG OUTPUT	N.IV CONL.				COM.		X	WW.	
Voltage Output <sup>(4)</sup>	$V_{SS} = 0V \text{ or } -5V$	$V_{REFL}$		V <sub>REFH</sub>	*		*	V .100	
Output Current	N. TO COM TW	-1.25		+1.25	*		*	mA	
Load Capacitance	No Oscillation		100	W.100	- CON	*		pF	
Short-Circuit Current	NTV CONTRACTOR		+5, -15	100	<b>Y</b> .U	*		mA	
Short-Circuit Duration	WW.100 - COM.	1	Indefinite	NN.L		*		WWW.	
REFERENCE INPUT	N 100 1. ONL'I			.W.10		M.	~1	· VIII	
V <sub>REFH</sub> Input Range	$V_{SS} = 0V \text{ or } -5V$	V <sub>REFL</sub> +1.25		+2.5	*		*	V	
V <sub>REEL</sub> Input Range	$V_{SS} = 0V$	0		V <sub>REEH</sub> -1.25	*		*	V	
V <sub>REEL</sub> Input Range	$V_{SS} = -5V$	-2.5		V <sub>REEH</sub> -1.25	*		*	V	
DYNAMIC PERFORMANCE	ALVIN COM				Non Y.	COR	WT	N.N.	
Settling Time <sup>(5)</sup>	To +0.012%	1.1	5	10	1.100	*	*	us	
Channel-to-Channel Crosstalk	Full-Scale Step	WT .	0.1		-1100	*	NT.	LSB	
	On Any Other DAC, $B_{\rm c} = 2kQ$	Nr.	0.1		N.10	√ ĈOŸ	- N		
Output Noise Voltage	Bandwidth: 0Hz to 1MHz	T.M	40		10V	*	M.1.	nV/√Hz	
		01-1		W		N.U.	in a	4	
	100 ×		omnetiki-	CMOS	1.W.W		ON		
	NW LOOX.		Joinpauble		11		*		
		CON		V			CO Y		
VIH	$ I_{\text{H}}  \leq 10\mu\text{A}$	2.4		v <sub>DD</sub> +0.3	*		*	V	
VIL	Ι <sub>ΙL</sub>   ≤ 10μΑ	-0.3	Ner.	0.8	*	1001	*	V	
Data Format	10	Si	raight Bina	ary		*			
POWER SUPPLY REQUIREMENTS	WW	01.0		N	A		1.0	VT.N	
V <sub>DD</sub>	T.WW.L	4.75		5.25	*		*	V	
V <sub>SS</sub>	If V <sub>SS</sub> ≠ 0V	-5.25		-4.75	*		*	V	
I <sub>DD</sub>	WWW.	. Va	1.5	1.9	W	*	*	mA	
I <sub>SS</sub>	N	-2.1	-1.6		*	*	±1 6	mA	
Power Dissipation	$V_{SS} = -5V$	1001	15	20		*	*	mW	
	V <sub>SS</sub> = 0V	N.100	7.5	10		*	*	mW	
TEMPERATURE RANGE		x1.100		1.1			1.100 1		
Specified Performance	WW.	-40		+85	*		*	°C	
opconieu i enormance		-40	J	+05	-14	1.1	-1	Ŭ	

\* Specification same as grade to the left.

NOTES: (1) If  $V_{SS} = 0V$ , specification applies at code 00A<sub>H</sub> and above. (2) LSB means Least Significant Bit, with  $V_{REFH}$  equal to +2.5V and  $V_{REFL}$  equal to -2.5V, one LSB is 1.22mV. (3) All DAC outputs will match within the specified error band. (4) Ideal output voltage, does not take into account zero or full-scale error. (5) If  $V_{SS} = -5V$ , full-scale step from code 000<sub>H</sub> to FFF<sub>H</sub> or vice-versa. If  $V_{SS} = 0V$ , full-scale positive step from code 000<sub>H</sub> to FFF<sub>H</sub> and negative step from code FFF<sub>H</sub> to 00A<sub>H</sub>.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



### ABSOLUTE MAXIMUM RATINGS(1)

V <sub>DD</sub> to V <sub>SS</sub>	–0.3V to +11V
V <sub>DD</sub> to GND	0.3V to +5.5V
V <sub>REFL</sub> to V <sub>SS</sub>	–0.3V to (V <sub>DD</sub> – V <sub>SS</sub> )
V <sub>DD</sub> to V <sub>REFH</sub>	0.3V to $(V_{DD} - V_{SS})$
V <sub>REFH</sub> to V <sub>REFL</sub>	0.3V to $(V_{DD} - V_{SS})$
Digital Input Voltage to GND	–0.3V to V <sub>DD</sub> + 0.3V
Maximum Junction Temperature	
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

### PACKAGE/ORDERING INFORMATION



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

WW.100Y.COM

WWW.100Y.COM.TV

PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
DAC7615P DAC7615PB	±2 "	±1 "	16-Pin DIP	180 "	-40°C to +85°C	DAC7615P DAC7615PB	Rails Rails
DAC7615U "	±2 "	±1 "	16-Lead SOIC	211	−40°C to +85°C "	DAC7615U DAC7615U/1K	Rails Tape and Reel
DAC7615UB "	±1 "	100 ±1 "	16-Lead SOIC "	211	-40°C to +85°C "	DAC7615UB DAC7615UB/1K	Rails Tape and Reel
DAC7615E "	±2 "	±1 "CON	20-Lead SSOP	334 "	-40°C to +85°C	DAC7615E DAC7615E/1K	Rails Tape and Reel
DAC7615EB "	±1 "	±1 "	20-Lead SSOP "	334 "	-40°C to +85°C	DAC7615EB DAC7615EB/1K	Rails Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7615EB/1K" will get a single 1000-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.



### **PIN CONFIGURATION—P, U Packages**



### PIN CONFIGURATION—E Package



### **PIN DESCRIPTIONS—P, U Packages**

PIN	LABEL	DESCRIPTION
1	V <sub>DD</sub>	Positive Analog Supply Voltage, +5V nominal.
2	V <sub>OUTD</sub>	DAC D Voltage Output
3	V <sub>OUTC</sub>	DAC C Voltage Output
4	V <sub>REFL</sub>	Reference Input Voltage Low. Sets minimum out- put voltage for all DACs.
5	V <sub>REFH</sub>	Reference Input Voltage High. Sets maximum out- put voltage for all DACs.
6	V <sub>OUTB</sub>	DAC B Voltage Output
7	V <sub>OUTA</sub>	DAC A Voltage Output
8	V <sub>SS</sub>	Negative Analog Supply Voltage, 0V or –5V nomi- nal.
9	GND	Ground
10	SDI	Serial Data Input
11	CLK	Serial Data Clock
12	CS	Chip Select Input
13	LOADDACS	All DAC registers become transparent when LOADDACS is LOW. They are in the latched state when LOADDACS is HIGH.
14	LOADREG	The selected input register becomes transparent when LOADREG is LOW. It is in the latched state when LOADREG is HIGH.
15	RESET	Asynchronous Reset Input. Sets DAC and input registers to either zero-scale $(000_{H})$ or mid-scale $(800_{H})$ when LOW. RESETSEL determines which code is active.
16	RESETSEL	When LOW, a LOW on $\overrightarrow{\text{RESET}}$ will cause the DAC and input registers to be set to $\overrightarrow{\text{code }000}_{\text{H}}$ . When RESETSEL is HIGH, a LOW on RESET will set the registers to code $800_{\text{H}}$ .

### PIN DESCRIPTIONS—E Package

PIN	LABEL	DESCRIPTION
1	V <sub>DD</sub>	Positive Analog Supply Voltage, +5V nominal.
2	V <sub>OUTD</sub>	DAC D Voltage Output
3	V <sub>OUTC</sub>	DAC C Voltage Output
4	V <sub>REFL</sub>	Reference Input Voltage Low. Sets minimum out- put voltage for all DACs.
5	NIC	Not Internally Connected.
6	NIC	Not Internally Connected.
7	V <sub>REFH</sub>	Reference Input Voltage High. Sets maximum out- put voltage for all DACs.
8	V <sub>OUTB</sub>	DAC B Voltage Output
9	V <sub>OUTA</sub>	DAC A Voltage Output
10	V <sub>SS</sub>	Negative Analog Supply Voltage, 0V or –5V nomi- nal.
11	GND	Ground
12	SDI	Serial Data Input
13	CLK	Serial Data Clock
14	CS	Chip Select Input
15	NIC	Not Internally Connected.
16	NIC	Not Internally Connected.
17	LOADDACS	All DAC registers becomes transparent when LOADDACS is LOW. They are in the latched state when LOADDACS is HIGH.
18	LOADREG	The selected input register becomes transparent when LOADREG is LOW. It is in the latched state when LOADREG is HIGH.
19	RESET	Asynchronous Reset Input. Sets all DAC registers to either zero-scale $(000_H)$ or mid-scale $(800_H)$ when LOW. RESETSEL determines which code is active
20	RESETSEL	When LOW, a LOW on RESET will cause all DAC registers to be set to code $000_{\rm H}$ . When RESETSEL is HIGH, a LOW on RESET will set the registers to code $800_{\rm H}$ .



## TYPICAL PERFORMANCE CURVES: V<sub>SS</sub> = 0V

At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{SS} = 0V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = 0V$ , representative unit, unless otherwise specified.











0.50

0.25

LINEARITY ERROR and DIFFERENTIAL





**DAC7615** 



## TYPICAL PERFORMANCE CURVES: $V_{SS} = 0V$ (CONT)

At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{SS} = 0V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = 0V$ , representative unit, unless otherwise specified.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



BURR-BROWN® DAC7615

## TYPICAL PERFORMANCE CURVES: $V_{SS} = -5V$

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = -2.5V$ , representative unit, unless otherwise specified.



DAC7615



#### TYPICAL PERFORMANCE CURVES: $V_{SS} = -5V$ (CONT)

= –5V,  $V_{REFH}$  = +2.5V, and  $V_{REFL}$  = –2.5V, representative unit, unless otherwise specified At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{SS}$ 

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw LINEARITY ERROR vs CODE (DAC D, -40°C and +85°C) 0.50 +85°C 0.25 LE (LSB) 0.00 -0.25

料 886-3-5753170

胜特力电子(上海) 86-21-54151736

力 材

勝 特



LINEARITY ERROR vs CODE

(DAC C, -40°C and +85°C)

0.50

+85°C











### THEORY OF OPERATION

The DAC7615 is a quad, serial input, 12-bit, voltage output DAC. The architecture is a classic R-2R ladder configuration followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network and output op amp, but all share the reference voltage inputs. The minimum voltage output ("zero-scale") and maximum voltage output ("full-scale") are set by external voltage references (V<sub>REFL</sub> and V<sub>REFH</sub>, respectively). The digital input is a 16-bit serial word that contains the 12-bit DAC code and a 2-bit address code that selects one of the four DACs (the two remaining bits are unused). The converter can be powered from a single +5V supply or a dual  $\pm 5V$  supply. Each device offers a reset function which immediately sets all DAC output voltages and internal registers to either zero-scale (code 000<sub>H</sub>) or mid-scale (code  $800_{\rm H}$ ). The reset code is selected by the state of the RESETSEL pin (LOW =  $000_{\text{H}}$ , HIGH =  $800_{\text{H}}$ ). See Figures 1 and 2 for the basic operation of the DAC7615.

### ANALOG OUTPUTS

When  $V_{SS} = -5V$  (dual supply operation), the output amplifier can swing to within 2.25V of the supply rails, over the -40°C to +85°C temperature range. With  $V_{SS} = 0V$ (single-supply operation), the output can swing to ground. Note that the settling time of the output op amp will be longer with voltages very near ground. Also, care must be taken when measuring the zero-scale error when  $V_{SS} = 0V$ . If the output amplifier has a negative offset, the output voltage may not change for the first few digital input codes (000<sub>H</sub>, 001<sub>H</sub>, 002<sub>H</sub>, etc.) since the output voltage cannot swing below ground.

The behavior of the output amplifier can be critical in some applications. Under short-circuit conditions (DAC output shorted to ground), the output amplifier can sink a great deal more current than it can source. See the Specifications table for more details concerning short circuit current.



FIGURE 1. Basic Single-Supply Operation of the DAC7615.



FIGURE 2. Basic Dual-Supply Operation of the DAC7615.



### **REFERENCE INPUTS**

The reference inputs,  $V_{REFL}$  and  $V_{REFH}$ , can be any voltage between  $V_{SS}$  + 2.25V and  $V_{DD}$  – 2.25V provided that  $V_{REFH}$ is at least 1.25V greater than  $V_{REFL}$ . The minimum output of each DAC is equal to  $V_{REFL}$  – 1LSB plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to  $V_{REFH}$  plus a similar offset voltage. Note that  $V_{SS}$  (the negative power supply) must either be connected to ground or must be in the range of – 4.75V to –5.25V. The voltage on  $V_{SS}$  sets several bias points within the converter. If  $V_{SS}$  is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed.

The current into the reference inputs depends on the DAC output voltages and can vary from a few microamps to approximately 0.6 milliamp. Bypassing the reference voltage or voltages with a  $0.1\mu$ F capacitor placed as close as possible to the DAC7615 package is strongly recommended.

#### **DIGITAL INTERFACE**

Figure 3 and Table I provide the basic timing for the DAC7615. The interface consists of a serial clock (CLK), serial data (SDI), a load register signal ( $\overline{\text{LOADREG}}$ ), and a "load all DAC registers" signal ( $\overline{\text{LOADDACS}}$ ). In addition, a chip select ( $\overline{\text{CS}}$ ) input is available to enable serial communication when there are multiple serial devices. An asyn-

DESCRIPTION	MIN	ТҮР	MAX	UNITS
Data Valid to CLK Rising	25	.00		ns
Data Held Valid after CLK Rises	20	J C	DNr.	ns
CLK HIGH	30		M	ns
CLK LOW	50	01.		ns
CS LOW to CLK Rising	55		$\mathbf{CO}_{\lambda}$	ns
CLK HIGH to CS Rising	15	00 ×		ns
LOADREG HIGH to CLK Rising	40	100	1.0	ns
CLK Rising to LOADREG LOW	15		-1 C	ns
LOADREG LOW Time	45	V.10		ns
LOADDACS LOW Time	45	-11	101.	ns
RESETSEL Valid to RESET LOW	25	M.7		ns
RESET LOW Time	70	W.	700,	ns
Settling Time	10		100	μs
	DESCRIPTION Data Valid to CLK Rising Data Held Valid after CLK Rises CLK HIGH CLK LOW CS LOW to CLK Rising CLK HIGH to CS Rising LOADREG HIGH to CLK Rising CLK Rising to LOADREG LOW LOADREG LOW Time RESETSEL Valid to RESET LOW RESET LOW Time Settling Time	DESCRIPTIONMINData Valid to CLK Rising25Data Held Valid after CLK Rises20CLK HIGH30CLK LOW50CS LOW to CLK Rising55CLK HIGH to CS Rising15IDADREG HIGH to CLK Rising40CLK Rising to IOADREG LOW45IOADREG LOW Time45RESETSEL Valid to RESET LOW70Settling Time10	DESCRIPTIONMINTYPData Valid to CLK Rising25Data Held Valid after CLK Rises20CLK HIGH30CLK LOW50CLK LOW50CLK HIGH to CS Rising15LOADREG HIGH to CLK Rising40CLK Rising to LOADREG LOW15LOADREG LOW Time45LOADREG LOW Time45RESETSEL Valid to RESET LOW25RESET LOW Time70Settling Time10	DESCRIPTIONMINTYPMAXData Valid to CLK Rising25201Data Held Valid after CLK Rises2021CLK HIGH302011CLK HIGH305011CLK LOW505511CLK HIGH to CS Rising15151LOADREG HIGH to CLK Rising4011LOADREG LOW Time45151LOADREG LOW Time45251RESETSEL Valid to RESET LOW2511RESET LOW Time70101

TABLE I. Timing Specifications ( $T_A = -40^{\circ}C$  to +85°C).

chronous reset input (RESET) is provided to simplify startup conditions, periodic resets, or emergency resets to a known state.

The DAC code and address are provided via a 16-bit serial interface as shown in Figure 3. The first two bits select the input register that will be updated when  $\overline{\text{LOADREG}}$  goes LOW (see Table II). The next two bits are not used. The last 12 bits are the DAC code which is provided, most significant bit first.



A1 0 1	A0	LOADREG	LOADDACS	RESET	SELECTED INPUT REGISTER	STATE OF SELECTED INPUT REGISTER	STATE OF ALL DAC REGISTERS
L(1)	L	L	H <sup>(2)</sup>	H	Α	Transparent	Latched
L	СН	L	Н	H	B	Transparent	Latched
HI.	CDM.	L	H	HCO	C	Transparent	Latched
H	Н	L L	Н	100 H	D	Transparent	Latched
X(3)	X	H		H.	NONE	(All Latched)	Transparent
X	xcO	н	H. N	H C	NONE	(All Latched)	Latched
x	x 00	x	x	N.1901.	ALL	Reset <sup>(4)</sup>	Reset <sup>(4)</sup>

NOTES: (1) L = Logic LOW. (2) H = Logic HIGH. (3) X = Don't Care. (4) Resets to either 000H or  $800_{H}$ , per the RESETSEL state (LOW =  $000_{H}$ , HIGH =  $800_{H}$ ). When RESET rises, all registers that are in their latched state retain the reset value.

TABLE II. Control Logic Truth Table.

CS <sup>(1)</sup>	CLK <sup>(1)</sup>	LOADREG	RESET	SERIAL SHIFT REGISTER
H <sup>(2)</sup>	X <sup>(3)</sup>	Н100	Н	No Change
L <sup>(4)</sup>	L	Н	H	No Change
L	∱(5)	HI.	Н	Advanced One Bit
Ŷ	L	Н	00 Н	Advanced One Bit
H <sup>(6)</sup>	х	L <sup>(7)</sup>	H.	No Change
H <sup>(6)</sup>	х	H	L <sup>(8)</sup>	No Change

NOTES: (1)  $\overrightarrow{CS}$  and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don't Care. (4) L = Logic LOW (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a "false clock" from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while LOADREG is LOW, the selected input register will change as the shift register bits "flow" through A1 and A0. This will corrupt the data in each input register that has been erroneously selected. (8) RESET LOW causes no change in the contents of the serial shift register.

TABLE III. Serial Shift Register Truth Table.

Note that  $\overline{CS}$  and CLK are combined with an OR gate and the output controls the serial-to-parallel shift register internal to the DAC7615 (see the block diagram on the front of this data sheet). These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when  $\overline{CS}$  rises at the end of a serial transfer. If CLK is LOW when  $\overline{CS}$  rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong input register. If both  $\overline{CS}$  and CLK are used, then  $\overline{CS}$  should rise only when CLK is HIGH. If not, then either  $\overline{CS}$  or CLK can be used to operate the shift register. See Table III for more information.

The digital data into the DAC7615 is double-buffered. This allows new data to be entered for each DAC without disturbing the analog outputs. When the new settings have been entered into the device, all of the DAC outputs can be updated simultaneously. The transfer from the input registers to the DAC registers is accomplished with a HIGH to LOW transition on the LOADDACS input.

Because the DAC registers become transparent when  $\overline{\text{LOADDACS}}$  is LOW, it is possible to keep this pin LOW and update each DAC via  $\overline{\text{LOADREG}}$ . However, as each new data word is entered into the device, the corresponding output will update immediately when  $\overline{\text{LOADREG}}$  is taken LOW.

### **Digital Input Coding**

The DAC7615 input data is in Straight Binary format. The output voltage is given by the following equation:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFH} - V_{REFL}) \bullet N}{4096}$$

where N is the digital input code (in decimal). This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.



## LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. As the DAC7615 offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance from the converter.

Because the DAC7615 has a single ground pin, all return currents, including digital and analog return currents, must flow through the GND pin. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system (see Figure 4). The power applied to  $V_{DD}$  (as well as  $V_{SS}$ , if not grounded) should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the GND connection,  $V_{DD}$  should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1µF to 10µF and 0.1µF capacitors shown in Figure 4 are strongly recommended. In some situations, additional bypassing may be required, such as a 100µF electrolytic capacitor or even a "Pi" filter made up of inductors and capacitors—all designed to essentially lowpass filter the +5V supply, removing the high frequency noise (see Figure 4).



FIGURE 4. Suggested Power and Ground Connections for a DAC7615 Sharing a +5V Supply with a Digital System.



12-Jan-2006



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finis	n MSL Peak Temp <sup>(3)</sup>
DAC7615E	ACTIVE	SSOP	DB	20	68	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615E/1K	ACTIVE	SSOP	DB	20	1000	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615EB	ACTIVE	SSOP	DB	20	68	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615EB/1K	ACTIVE	SSOP	DB	20	1000	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615P	NRND	PDIP	N	16	25	TBD	CU NIPDAU	N / A for Pkg Type
DAC7615PB	NRND	PDIP	Ν	16	25	TBD	CU NIPDAU	N / A for Pkg Type
DAC7615U	ACTIVE	SOIC	DW	16	48	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615U/1K	ACTIVE	SOIC	DW	16	1000	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615UB	ACTIVE	SOIC	DW	16	48	TBD	CU NIPDAU	Level-3-220C-168 HR
DAC7615UB/1K	ACTIVE	SOIC	DW	16	1000	TBD	CU NIPDAU	Level-3-220C-168 HR
		12		-11				

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

**Texas Instruments** 

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated