

- Low Input Bias Current . . . 50 pA Typ
- Low Input Noise Current
0.01 pA/ $\sqrt{\text{Hz}}$ Typ
- Low Total Harmonic Distortion
- Low Supply Current . . . 8 mA Typ
- Gain Bandwidth . . . 3 MHz Typ
- High Slew Rate . . . 13 V/ μs Typ
- Pin Compatible With the LM348


description

These devices are low-cost, high-speed, JFET-input operational amplifiers. They require low supply current yet maintain a large gain-bandwidth product and a fast slew rate. In addition, their matched high-voltage JFET inputs provide very low input bias and offset current.

The LF347 and LF347B can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.

The LF347 and LF347B are characterized for operation from 0°C to 70°C.

symbol (each amplifier)



AVAILABLE OPTIONS

T _A	V _{I0max} AT 25°C	PACKAGE	
		SMALL OUTLINE (D)	PLASTIC DIP (N)
0°C to 70°C	10 mV	LF347D	LF347N
	5 mV	LF347BD	LF347BN

The D packages are available taped and reeled. Add R suffix to the device type (e.g., LF347DR).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} +	18 V
Supply voltage, V _{CC} -	-18 V
Differential input voltage, V _{ID}	± 30 V
Input voltage, V _I (see Note 1)	± 15 V
Duration of output short circuit	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.

LF347, LF347B

JFET-INPUT

QUAD OPERATIONAL AMPLIFIERS

SLOS013B – MARCH 1987 – REVISED AUGUST 1994

勝特力材料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING
D	608 mW	7.6 mW/°C	61°C	608 mW
N	680 mW	N/A	N/A	680 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{CC} +		3.5	18	V
Supply voltage, V _{CC} -		-3.5	-18	V

electrical characteristics over operating free-air temperature range, V_{CC±} = ±15 V (unless otherwise specified)

PARAMETER	TEST CONDITIONS	T _A †	LF347			LF347B			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, R _S = 10 kΩ	25°C		5	10		3	5	mV
αV _{IO} Average temperature coefficient of input offset voltage		Full range			13			7	
I _{IO} Input offset current‡	V _{IC} = 0	25°C		25	100		25	100	pA
		70°C			4			4	nA
I _{IB} Input bias current‡	V _{IC} = 0	25°C		50	200		50	200	pA
		70°C			8			8	nA
V _{ICR} Common-mode input voltage range				-12			-12		V
			±11	to	15	±11	to	15	
V _{OM} Maximum peak output voltage swing	R _L = 10 kΩ		±12	±13.5		±12	±13.5		V
A _{VD} Large-signal differential voltage	V _O = ±10 V, R _L = 2 kΩ	25°C	25	100		50	100		V/mV
r _i Input resistance		Full range	15			25			
CMRR Common-mode rejection ratio	R _S ≤ 2 kΩ		70	100		80	100		dB
k _{SVR} Supply-voltage rejection ratio	See Note 2		70	100		80	100		dB
I _{CC} Supply current				8	11		8	11	mA

† Full range is 0°C to 70°C.

‡ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.

NOTE 2: Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.

operating characteristics, V_{CC±} = ±15 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{O1} /V _{O2} Crosstalk attenuation	f = 1 kHz		120		dB
SR Slew rate			8	13	V/μs
B ₁ Unity-gain bandwidth				3	MHz
V _n Equivalent input noise voltage	f = 1 kHz, R _S = 20 Ω		18		nV/√Hz
I _n Equivalent input noise current	f = 1 kHz		0.01		pA/√Hz



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
LF347BD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347BDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347BDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347BDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347BDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347BDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347BN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
LF347BNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
LF347D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF347N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
LF347NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

TAPE AND REEL BOX INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LF347BDR	D	14	SITE 27	330	16	6.5	9.0	2.1	8	16	Q1
LF347DR	D	14	SITE 27	330	16	6.5	9.0	2.1	8	16	Q1

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

TAPE AND REEL BOX DIMENSIONS




Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
LF347BDR	D	14	SITE 27	342.9	336.6	28.58
LF347DR	D	14	SITE 27	342.9	336.6	28.58

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

$\triangle C$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).


$\triangle D$ The 20 pin end lead shoulder width is a vendor option, either half or full width.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

△C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

△D Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AB.