
SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of **Cascaded Counters**
- **Fully Synchronous in Count Modes**
- Asynchronously Presettable With Load Control
- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'ALS190 and 'ALS191 are synchronous, reversible up/down counters. The 'ALSL90 is a 4-bit decade counter and the 'ALS191 is a 4-bit binary counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.


The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input CTEN is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of the down/up D/\overline{U} input. When D/\overline{U} is low, the counter counts up and when D/\overline{U} is high, it counts down.



SN54ALS190, SN54ALS191 ... J PACKAGE

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

SN54ALS190, SN54ALS191 ... FK PACKAGE (TOP VIEW)



NC-No internal connection

These counters feature a fully independent clock circuit. Changes at the control inputs (\overline{CTEN} and D/\overline{U}) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, the outputs may each be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The CLK, D/\overline{U} , and LOAD inputs are buffered to lower the drive requirement, which significantly reduces the loading on, or current required by, clock drivers, etc., for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9 or 15) counting up. The ripple clock output produces a low-level output pulse under those same conditions but only while the clock input is low. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The SN54ALS190 and SN54ALS191 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS190 and SN74ALS191 are characterized for operation from 0°C to 70°C.




Copyright © 1986, Texas Instruments Incorporated 5BASIC

SN54ALS190, SN54ALS190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS


SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

'ALS190 logic symbol[†]

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



'ALS190 logic diagram (positive logic)




 \dagger This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.



SN54ALS191, SN54ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.



SN54ALS190, SN54ALS190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

typical load, count, and inhibit sequences

'ALS190


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven





SN54ALS191, SN54ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

typical load, count, and inhibit sequences


'ALS191

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Illustrated below is the following sequence:

1. Load (preset) to BCD seven

- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven





SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Input voltage Operating free-air temperature range: SN54ALS190, SN54ALS191 SN74ALS190, SN74ALS191	–55°C to 125°C
	Storage temperature range	
:0	ommended operating conditions	

recommended operating conditions

	WWW.1001.C		勝特力材料 886-3-5753170			SN54ALS190 SN54ALS191			SN74ALS190 SN74ALS191			
	W.100 -	胜特力	电子(上海) 86-2	21-54151736	MIN	NOM	MAX	MIN	NOM	MAX	COM.	
VCC	Supply voltage	胜特力	电子(深圳) 86-7	755-83298787	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	Ht	tp://www. 100y	v. com. tw	2	TIM	N	2	1	1001	V	
VIL	Low-level input voltage	LOON	F 27 7 11 11 11 1 1 1 1 1 1 1 1		1.C		0.7		ANN.	0.8	V	
ЮН	High-level output current	01	M.L.			OM.,	-0.4		-TAN V	-0.4	mA	
IOL	Low-level output current	N.C.	WILL	NY II	07.0	Mo	4		N	8	mA	
fclock	Clock frequency		'ALS190	WWW.	0	COL	20	0	NN	25	MHz	
	Clock frequency	00 1.	'ALS191	WW	0	CON	20	0		30		
	WW	1007.2	CLK high or low	'AS190	25		V.I.	20		N.	TOON	
tw	Pulse duration			'AS191	20	N.CO	T	16.5	1	N	ns	
	Vizz	LOAD low		25	N C).	20		NNN N			
	W.	N100	Data before LOAD↑		25		OM.	20			1.10	
t _{su}	Setup time		CTEN before CLK1 D/U before CLK1		45	001.0	10	20		W.	ns	
su					45	J.	COL	20		VV	110	
			LOAD inactive before CLK1		20	Tool	100	20	1			
	N	VI 1	Data after LOAD↑ CTEN after CLK↑		5	1100		5		N.		
t _{su}	Hold time				0	101	N.CC	0	\sim	~	ns	
		WIT	D/U after CLK↑	· *	0	N.10.	0 0		WID			
Тд	Operating free-air temper	rature	- 100Y.C	NT N	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	-	54ALS19 54ALS19		241	74AAL19 74ALS19	·	UNIT	
			MIN	түр†	MAX	MIN	TYP [†]	MAX	l	
VIK	V _{CC} = 4.5 V,	lj = -18 mA	TW	NN	-1.5	100 1.	Mon	-1.5	V	
VOH	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2	V	14	V _{CC} -2		WT.	V	
VOL	V _{CC} = 4.5 V,	I _{OL} = 4 mA		0.25	0.5	1.1	0.25	0.4	V	
VOL	V _{CC} = 4.5 V,	IOL = 8 mA	M			N.100	0.35	0.5	, i	
lį	V _{CC =} 5.5 V,	V _I = 7 V	WTI		0.1	-100	N	0.1	mA	
lιΗ	V _{CC} = 5.5 V,	VI = 2.7 V	Dio.		20	111.2	J.V.	20	μΑ	
L. CTEN OR CLK	V _{CC} = 5.5 V,	V _I = 0.4 V	. M	-1	-0.2	I.W.D	90	-0.2	mA	
All others	$v_{\rm CC} = 0.0 v,$		The		-0.1			-0.1	IIIA	
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	W.	-112	-30		- 112	mA	
ICC	V _{CC} = 5.5 V,	All inputs at 0 V	- r0M-'	12	22		12	22	mA	

† All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.





SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

PARAMETER	FROM (INPUT)	TO (OUTPUT)		UNIT			
WWW.100		WWW.100Y.COM.	SN54ALS190 SN54ALS191		SN74ALS190 SN74ALS191		
W 100		W.100 COM	MIN	MAX	MIN	MAX	M.
f _{max}	'ALS190	N 11 100X.00	20		25	01.	MHz
	'ALS191	WWW.	20	N	30	N.C	
^t PLH	LOAD	Any Q	7	37	8	30	ns
^t PHL	1001. 01.I.V	100 1	8	34	8	30	CON
^t PLH	A, B, C, D	Any Q	4	25	4	21	ns
^t PHL			4	25	5	21	
^t PLH	CLK	RCO	.5	24	5	20	ns
^t PHL			5	25	5	20	
^t PLH	CLK	Any Q	3	26	3	18	ns
^t PHL		Ally Q	3	22	3	18	
^t PLH	GLN	MAX/MIN	8	37	8	31	ns
^t PHL			8	34	8	31	
^t PLH	H D/U	RCO	12	45	15	37	ns
^t PHL	WWW BIO		10	36	10	28	N.
^t PLH	D/U	MAX/MIN	.8	35	8	25	
^t PHL	D/0		8	30	8	25	ns
^t PLH	CTEN	DCO	4	21	4	18	M.
^t PHL	GTEN	RCO	4	23	4	18	ns

