

SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191A – JANUARY 1981 – REVISED DECEMBER 2000



- **Bus Transceivers/Registers**
- **Independent Registers and Enables for A and B Buses**
- **Multiplexed Real-Time and Stored Data**
- **Choice of True and Inverting Data Paths**
- **Choice of 3-State or Open-Collector Outputs to A Bus**
- **Dependable Texas Instruments Quality and Reliability**

DEVICE	A OUTPUT	B OUTPUT	LOGIC
'LS651	3-State	3-State	Inverting
'LS652	3-State	3-State	True
'LS653	Open-collector	3-State	Inverting


description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and $\overline{\text{GBA}}$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS651, 'LS652, and 'LS653.


勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



SN54LS'...JT PACKAGE
SN74LS'...DW OR NT PACKAGE
(TOP VIEW)



SN54LS'...FK PACKAGE
(TOP VIEW)




NC — No internal connection

SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS


SDLS191A – JANUARY 1981 – REVISED DECEMBER 2000

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

STORAGE FROM
A AND/OR B



GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA
H	L	H or L	H or L	H	H

TRANSFER
STORED DATA
TO A AND/OR B

Data on the A or B data bus, or both, can be stored in the internal D flip-flop by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB or SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and $\overline{\text{GBA}}$. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54LS651 through SN54LS653 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LS651 through SN74LS653 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE

INPUTS						DATA I/O*		OPERATION OR FUNCTION	
GAB	$\overline{\text{GBA}}$	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS651, 'LS653	'LS652, 'LS654
L	H	H or L	H or L	X	X	Input	Input	Isolation	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
X	H	↑	H or L	X	X	Input	Not specified	Store A, Hold B	Store A, Hold B
H	H	↑	↑	X	X	Input	Output	Store A in both registers	Store A in both registers
L	X	H or L	↑	X	X	Not specified	Input	Hold A, Store B	Hold A, Store B
L	L	↑	↑	X	X	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time $\overline{\text{B}}$ Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored $\overline{\text{B}}$ Data to A Bus	Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time $\overline{\text{A}}$ Data to B Bus	Real-Time A Data to B Bus
H	H	H or L	X	H	X	Input	Output	Stored $\overline{\text{A}}$ Data to B Bus	Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\overline{\text{A}}$ Data to B Bus and Stored $\overline{\text{B}}$ Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus



* The data output functions may be enabled or disabled by various signals at the GAB and $\overline{\text{GBA}}$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191A – JANUARY 1981 – REVISED DECEMBER 2000

logic diagrams (positive logic)

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



Pin numbers shown are for DW, JT or NT packages.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191A – JANUARY 1981 – REVISED DECEMBER 2000

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

logic symbols†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, JT, or NT packages.

SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 – JANUARY 1981 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54LS651, SN54LS652	– 55°C to 125°C
SN74LS651, SN74LS652	0°C to 70°C
Storage temperature range	– 65°C to 150°C

recommended operating conditions

		SN54LS651 SN54LS652			SN74LS651 SN74LS652			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
		4.5	5	5.5	4.75	5	5.25	
V _{CC}	Supply voltage	2			2			V
V _{IH}	High-level input voltage			0.7			0.8	V
V _{IL}	Low-level input voltage			− 12			− 15	mA
I _{OH}	High-level output current			12			24	mA
I _{OL}	Low-level output current							
t _w	Pulse duration	CBA or CAB high			15			ns
		CBA or CAB low			15			
		Data high or low			15			
t _{su}	Setup time before CAB ↑ or CBA ↑	A or B			15			ns
t _h	Hold time after CAB ↑ or CBA ↑	A or B			0			ns
T _A	Operating free-air temperature	− 55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS651 SN54LS652			SN74LS651 SN74LS652			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}		V _{CC} = MIN, I _I = – 18 mA		– 1.5			– 1.5			V
V _{OH}		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX,		I _{OH} = – 3 mA	2.4	3.4	2.4	3.4	V	
				I _{OH} = – 12 mA	2					
				I _{OH} = – 15 mA			2			
V _{OL}		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX,		I _{OL} = 12 mA	0.25	0.4	0.25	0.4	V	
				I _{OL} = 24 mA			0.35 0.5			
I _I	Control inputs	V _{CC} = MAX, V _I = 7 V		0.1			0.1			mA
	A or B ports	V _{CC} = MAX, V _I = 5.5 V		0.1			0.1			
I _{IH}	Control inputs	V _{CC} = MAX, V _I = 2.7 V		20			20			µA
	A or B ports¶			20			20			
I _{IL}	Control inputs	V _{CC} = MAX, V _I = 0.4 V		– 0.4			– 0.4			mA
	A or B ports¶			– 0.4			– 0.4			
I _{OS} §		V _{CC} = MAX, V _O = 0 V		– 40 – 225			– 40 – 225			mA
I _{CC}	LS651	V _{CC} = MAX		Outputs high	95	145	95	145	mA	
				Outputs low	103	165	103	165		
				Outputs disabled	103	165	103	165		
	LS652			Outputs high	95	145	95	145		
				Outputs low	103	165	103	165		
				Outputs disabled	120	180	120	180		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

† For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.



SN54LS651, SN54LS652, SN74LS651, SN74LS652
OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 – JANUARY 1981 – REVISED MARCH 1988

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS651			'LS652			UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Clock	Bus	<div>勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw</div>	14	24		15	25	ns		
tPHL							23	35		24	36
tPLH	Bus	Bus		9	18		12	18	ns		
tPHL							20	30		13	20
tPLH	Select, with bus input high†	Bus	R _L = 667 Ω, C _L = 45 pF, See Note 2	31	47		23	35	ns		
tPHL							22	33		21	32
tPLH	Select, with bus input low†								23	35	ns
tPHL										15	23
tPZH	G̅BA	A Bus		29	44		30	45	ns		
tPZL							40	60		36	54
tPZH	GAB	B Bus		19	29		20	30	ns		
tPZL							26	40		25	38
tPHZ	G̅BA	A Bus	R _L = 667 Ω, C _L = 5 pF, See Note 2	25	38		25	38	ns		
tPLZ							19	30		19	30
tPHZ	GAB	B Bus		25	38		25	38	ns		
tPLZ							19	30		19	30

tPLH = propagation delay time, low-to-high-level output.

tPHL = propagation delay time, high-to-low-level output

tPZH = output enable time to high level

tPZL = output enable time to low level




tPHZ = output disable time from high level

tPLZ = output disable time from low level

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs

EQUIVALENT OF GAB INPUTS	EQUIVALENT OF ALL OTHER INPUTS	TYPICAL OF ALL OUTPUTS
	 <p>A and B: $R_{eq} = 15\text{ k}\Omega\text{ NOM}$ $\overline{\text{G}}\text{BA}$, CAB and CBA: $R_{eq} = 10\text{ k}\Omega\text{ NOM}$ SAB and SBA: $R_{eq} = 6\text{ k}\Omega\text{ NOM}$</p>	

SN54LS653, SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 – JANUARY 1981 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage: All inputs and A I/O ports	7 V
B I/O ports	5.5 V
Operating free-air temperature range: SN54LS653	–55°C to 125°C
SN74LS653	0°C to 70°C
Storage temperature range	–65°C to 150°C

recommended operating conditions

			SN54LS653			SN74LS653			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.7			0.8	V
V_{OH}	High-level output voltage	A ports			5.5			5.5	V
I_{OH}	High-level output current	B ports			–12			–15	mA
I_{OL}	Low-level output current				12			24	mA
t_w	Pulse duration	CBA or CAB high	15			15			ns
		CBA or CAB low	30			30			
		Data high or low	30			30			
t_{su}	Setup time before CAB ↑ or CBA ↑	A or B	15			15			ns
t_h	Hold time after CAB ↑ or CBA ↑	A or B	0			0			ns
T_A	Operating free-air temperature		–55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS653		SN74LS653		UNIT	
				MIN	TYP‡	MAX	MIN		TYP‡
V _{IK}		V _{CC} = MIN, I _I = − 18 mA		− 1.5		− 1.5		V	
V _{OH}	B ports	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX	I _{OH} = − 3 mA	2.4	3.4	2.4	3.4	V	
			I _{OH} = − 12 mA	2					
			I _{OH} = − 15 mA			2			
I _{OH}	A ports	V _{CC} = MIN, V _{OH} = 5.5 V		0.1		0.1		mA	
V _{OL}		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX	I _{OL} = 12 mA	0.25	0.4	0.25	0.4	V	
			I _{OL} = 24 mA			0.35 0.5			
I _I	Control inputs	V _{CC} = MAX, V _I = 7 V		0.1		0.1		mA	
	A or B ports	V _{CC} = MAX, V _I = 5.5 V		0.1		0.1			
I _{IH}	Control inputs	V _{CC} = MAX, V _I = 2.7 V		20		20		μA	
	A or B ports¶			20		20			
I _{IL}	Control inputs	V _{CC} = MAX, V _I = 0.4 V		− 0.4		− 0.4		mA	
	A or B ports¶			− 0.4		− 0.4			
I _{OS} §	B ports	V _{CC} = MAX, V _O = 0 V		− 40	− 225	− 40	− 225	mA	
I _{CC}	LS653	V _{CC} = MAX		Outputs high	95	145	95	145	mA
				Outputs low	103	165	103	165	
				Outputs disabled	103	165	103	165	
	LS654			Outputs high	95	145	95	145	
				Outputs low	105	170	105	170	
				Outputs disabled	120	180	120	180	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LS653, SN74LS653

OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 – JANUARY 1981 – REVISED MARCH 1988

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tPLH	CBA	A Bus	RL = 667 Ω, CL = 45 pF, See Note 2		25	38	ns	
tPHL					26	39		
tPLH	CAB	B Bus			15	23	ns	
tPHL					24	36		
tPLH	A Bus	B Bus			10	18	ns	
tPHL					20	30		
tPLH	B Bus	A Bus			21	32	ns	
tPHL					16	24		
tPLH	SBA† (with B high)	A Bus			38	57	ns	
tPHL					26	39		
tPLH	SBA† (with B low)	A Bus			34	51	ns	
tPHL					23	35		
tPLH	SAB† (with A high)	B Bus		勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw		32	48	ns
tPHL						22	33	
tPLH	SAB† (with A low)	B Bus				24	36	ns
tPHL						20	30	
tPLH	GBA	A Bus				23	35	ns
tPHL						37	55	
tPZH	GAB	B Bus	RL = 667 Ω, CL = 5 pF, See Note 2		19	29	ns	
tPZL					25	38		
tPHZ	GAB	B Bus			26	39	ns	
tPLZ					19	29		

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-54151736
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs

EQUIVALENT OF GAB INPUTS	EQUIVALENT OF ALL OTHER INPUTS	TYPICAL OF B OUTPUTS	TYPICAL OF A OUTPUTS
	<p>A and B: $R_{eq} = 15\text{ k}\Omega\text{ NOM}$ $\bar{G}BA$, CAB and CBA: $R_{eq} = 10\text{ k}\Omega\text{ NOM}$ SAB and SBA: $R_{eq} = 6\text{ k}\Omega\text{ NOM}$</p>		

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LS651DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74LS651DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74LS651NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SN74LS652DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS652NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS652NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.