


SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402K - APRIL 1998 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 10.5 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)







NC - No internal connection

### description/ordering information

The 'LV165A devices are parallel-load, 8-bit shift registers designed for 2-V to 5.5-V V<sub>CC</sub> operation.

When the devices are clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ $\overline{LD}$ ) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

#### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV165ARGYR	LV165A
	200	Tube of 40	SN74LV165AD	1100 Y.
	SOIC - D	Reel of 2500	SN74LV165ADR	LV165A
	SOP - NS	Reel of 2000	SN74LV165ANSR	74LV165A
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74LV165ADBR	LV165A
	MM	Tube of 90	SN74LV165APW	1007.0
	TSSOP - PW	Reel of 2000	SN74LV165APWR	LV165A
		Reel of 250	SN74LV165APWT	NWW.IO
	TVSOP - DGV	Reel of 2000	SN74LV165ADGVR	LV165A
	CDIP – J	Tube of 25	SNJ54LV165AJ	SNJ54LV165AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV165AW	SNJ54LV165AW
	LCCC - FK	Tube of 55	SNJ54LV165AFK	SNJ54LV165AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS402K - APRIL 1998 - REVISED APRIL 2005

### description/ordering information (continued)


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while  $SH/\overline{LD}$  is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when  $SH/\overline{LD}$  is held high. The parallel inputs to the register are enabled while  $SH/\overline{LD}$  is held low, independently of the levels of CLK, CLK INH, or SER.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

**FUNCTION TABLE** 

- N	INPUT	S	ODEDATION
SH/LD	CLK	CLK INH	OPERATION
V.L	Χ	Χ	Parallel load
HT	Н	X	$Q_0$
Н	X	Н	$Q_0$
OH	L	1	Shift
H	$\uparrow$	L	Shift


### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.



## typical shift, load, and inhibit sequences



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

## SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402K - APRIL 1998 - REVISED APRIL 2005

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	
(see Note 3): DB package	82°C/W
(see Note 3): DGV package	120°C/W
(see Note 3): NS package	67°C/W
(see Note 3): PW package	108°C/W
(see Note 4): RGY package	39°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



## SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402K - APRIL 1998 - REVISED APRIL 2005

## recommended operating conditions (see Note 5)

		WW 1007.0	SN54L	.V165A	SN74L	V165A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	WWW.Iso.ov.C	2	5.5	2	5.5	V
	271.100 r. COM: I.	V <sub>CC</sub> = 2 V	1.5		1.5	~1 COM	
, V	W 100Y CONTY	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7	00	
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$	00 X .	V
	COM.	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	W	$V_{CC} \times 0.7$	and Cu	
	M. 100 r. COM. I.	V <sub>CC</sub> = 2 V	COM	0.5	WW	0.5	$\mathcal{D}_{MT}$ .
.,	M. T. 1007	V <sub>CC</sub> = 2.3 V to 2.7 V	M.	$V_{CC} \times 0.3$	VV - 41V	$V_{CC} \times 0.3$	·OV
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	UDY.Co.	V <sub>CC</sub> ×0.3	All An	$V_{CC} \times 0.3$	V
	TWW.In COM.	V <sub>CC</sub> = 4.5 V to 5.5 V	. CO	$V_{CC} \times 0.3$	WW	V <sub>CC</sub> ×0.3	COR
٧ı	Input voltage	WW	00	5.5	0	5.5	JV
٧o	Output voltage	V.I.M.	100,0	Vcc	0	VCC	V
	MMAN	V <sub>CC</sub> = 2 V	1007.5	-50		-50	μΑ
	I link land will have been a CO	V <sub>CC</sub> = 2.3 V to 2.7 V	8	-2	1	-2	noY.C
ЮН	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V	M. J. Z.	CON-6	XI	-6	mA
	WW. 100Y.	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	W.100 1	-12		-12	100 7.
	MAN	V <sub>CC</sub> = 2 V	1,100	50	W	50	μΑ
	WWW.IO	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	NWW	2	TW	2	100
IOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V	INW.In	6	-XN	6	mA
	W 100	V <sub>CC</sub> = 4.5 V to 5.5 V	1111.1	12	T. I.	12	$\sqrt{N}$ .11
	MM	V <sub>CC</sub> = 2.3 V to 2.7 V	MM	200	MIN	200	- TAN 1
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V	MM.	100		100	ns/V
	LWW.1	V <sub>CC</sub> = 4.5 V to 5.5 V		20	OM.	20	TW N
TA	Operating free-air temperature	1001.	-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		COM.	SN54	LV165A	SN74	ILV165A	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP MAX	MIN	TYP MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1	MM	V <sub>CC</sub> -0.1	WI.IV	
.,	I <sub>OH</sub> = -2 mA	2.3 V	2	WWW	2	COM	
VOH	I <sub>OH</sub> = -6 mA	3 V	2.48	A-WW	2.48	COM	V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	W	3.8	COM.	· · · · · · · · · · · · · · · · · · ·
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	WILL	0.1	100	0.1	11
.,	I <sub>OL</sub> = 2 mA	2.3 V	On	0.4	MAI.	0.4	
VOL	I <sub>OL</sub> = 6 mA	3 V	JOMP.	0.44	WW.I	0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	CONS	0.55	4	0.55	
lį	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	Q.	±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	V.CO	20		20	μΑ
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0		5		5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.7		1.7	pF



## SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402K - APRIL 1998 - REVISED APRIL 2005

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

	MAN COMP.	WWW. OV.CI	T <sub>A</sub> =	25°C	SN54L	V165A	SN74L	√165A	TT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	MA TOOK	CLK high or low	8.5	LA	9	44	9	7 (	$OM_{i}$
t <sub>W</sub>	Pulse duration	SH/LD low	11	TW	13	117	13	10 X.	ns
	MAN. TO COM	SH/LD high before CLK↑	C 7	- 111	8.5	14	8.5	on Y.	
	M. TAN TOO P. COMIT.	SER before CLK↑	8.5	Mr.	9.5	2	9.5		
t <sub>su</sub>	Setup time	CLK INH before CLK↑	7	MI	7,		7	100.	ns
		Data before SH/LD↑	11.5	-71	12	4	12	x1 100	
	MW. POW. COM	SER data after CLK↑	-1C	OF	00		0	40	N.C
th	Hold time	Parallel data after SH/LD↑	0	$CO_{M_2}$	0.5		0.5	M.r.	ns
		SH/LD high after CLK↑	1000	700	0	4	0	NIW.	

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	25°C	SN54L	/165A	SN74L	V165A	11:70
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
_		CLK high or low	6	1007	7	VTI	7	AN.	1
t <sub>W</sub>	Pulse duration	SH/LD low	7.5	.10	9	12	9	V	ns
	MA.	SH/LD high before CLK↑	5	N.100	6	NEV	6		JWV
_	W	SER before CLK↑	5	-xx 10	6	241.	6		N 1
t <sub>su</sub>	Setup time	CLK INH before CLK↑	5	1	5	Q	5		ns
		Data before SH/LD↑	7.5	MM.	8.5	$CO_{M_2}$	8.5		WV
		SER data after CLK↑	0	WK	0 0	COD	0	1	-41
th	Hold time	Parallel data after SH/LD↑	0.5	V V V	0.5	40	0.5		ns
		SH/LD high after CLK↑	0	MAN	0	Y.Co	0	N	

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		WW. 1007.00 TT	$T_A = 2$	25°C	SN54L	V165A	SN74L	V165A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dalas danatas	CLK high or low	4		4	N.In.	4	Mrs	(V
$t_W$	Pulse duration	SH/LD low	5		6	1/2	6	$OM_{11}$	ns
		SH/LD high before CLK↑	4		4	12	4	Mo	LA
		SER before CLK↑	4		4	2	4		
t <sub>su</sub>	Setup time	CLK INH before CLK↑	3.5	NI.	3.5	WW	3.5	$CO_{\lambda}$	ns
		Data before SH/ <del>LD</del> ↑	5	1	5	-111	5	- c0	
		SER data after CLK↑	0.5	11/	0.5	MAL	0.5	1.0	
th	Hold time	Parallel data after SH/LD↑	1	TW	Q 1	WW	1		ns
		SH/LD high after CLK↑	0.5	- XX	0.5		0.5		
		MMM.100,	y.CO <sup>D</sup>	ľ.r.					

## SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402K - APRIL 1998 - REVISED APRIL 2005

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

	FROM	√ TO ⊲	LOAD	Dir.	A = 25°C	3	SN54L	V165A	SN74L	V165A	W
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
11/11/11	M. OM.		C <sub>L</sub> = 15 pF	50*	80*	- 7	45*		45	coM	. Mariel
f <sub>max</sub>		TW	C <sub>L</sub> = 50 pF	40	65		35	F	35		MHz
WW.	CLK	TV	MMM.	V.CC	12.2*	19.8*	1*	22*	1	22	VTI
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	C <sub>L</sub> = 15 pF	, -≼1 C	13.1*	21.5*	1*,5	23.5*	1	23.5	ns
All	1100H	MIIM	W 11 11 11 11 11 11 11 11 11 11 11 11 11	10 r.	12.9*	21.7*	10	24*	1.11	24	
MM	CLK	WILL	M. W.	00 X.	15.3	23.3	81	26	10	26	Mo
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	C <sub>L</sub> = 50 pF	4007	16.1	25.1	§ 1	28	1	28	ns
	N.H	OM.	VIVIV	Too	15.9	25.3	v 1	28	111	28	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	$\Delta = 25^{\circ}$	100	SN54L	√165A	SN74L	/165A	JU >
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	WWW.	COA.	C <sub>L</sub> = 15 pF	65*	115*	V.Cu	55*	N A	55	M.	. 400
f <sub>max</sub>		100 1 (0)	C <sub>L</sub> = 50 pF	60	90	~√1 C!	50	W	50	WW	MHz
	CLK	1001	WIT	44.	8.6*	15.4*	1*	18*	1	18	W.10
<sup>t</sup> pd	SH/LD	$Q_H$ or $\overline{Q}_H$	C <sub>L</sub> = 15 pF	MA	9.1*	15.8*	1*	18.5*	1	18.5	ns
, ,	Н	N. LOS C	$0_{Nr}$	W	8.9*	14.1*	(10)	16.5*	1	16.5	
	CLK	1.100 -	OM		10.9	14.9	, (SI)	16.9	1	16.9	WW.
t <sub>pd</sub>	SH/LD	Q <sub>H</sub> or $\overline{Q}_H$	C <sub>L</sub> = 50 pF		11.3	19.3	8 1	22	1	22	ns
-	Н	1007	WIT		11.1	17.6	1	20	1	20	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	`		001:00	3	,						
	FROM	то	LOAD	T <sub>A</sub> = 25°C		SN54LV165A		SN74LV165A		1	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,		WW	C <sub>L</sub> = 15 pF	110*	165*	Al.	90*	01.	90	4	
f <sub>max</sub>		WWW	C <sub>L</sub> = 50 pF	95	125		85	004	85	TW	MHz
	CLK	WW	W. P. COL		6*	9.9*	1*	11.5*	CO 1	11.5	
<sup>t</sup> pd	SH/LD	$Q_H$ or $\overline{Q}_H$	C <sub>L</sub> = 15 pF	Mir	6*	9.9*	1*	11.5*	- (1	11.5	ns
,	Н		1007.	$T.V_C$	6*	9*	1*	10.5*	1	10.5	-7
	CLK	W	MAL TOOX		7.7	11.9	W 21	13.5	1	13.5	W
<sup>t</sup> pd	SH/LD	$Q_H \text{ or } \overline{Q}_H$	C <sub>L</sub> = 50 pF	COM	7.7	11.9	8 1	13.5	1.1	13.5	ns
-	Н		WW.100	COM	7.6	11	1	12.5	1	12.5	


<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	NDITIONS	VCC	TYP	UNIT
<u> </u>	Dower discination conscitones	C. F0 pF	f 40 MH-	3.3 V	36.1	pF
Cpd	Power dissipation capacitance	$C_L = 50 pF$ ,	f = 10 MHz	5 V	37.5	рг



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics:  $PRR \le 1$  MHz,  $Z_Q = 50 \Omega$ ,  $t_f \le 3$  ns,  $t_f \le 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzl and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

## **PACKAGE OPTION ADDENDUM**

18-Jul-2006

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV165AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ANSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165APWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV165ARGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV165ARGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

18-Jul-2006

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153


14/16/20/56 Pins - MO-194



Http://www. 100y. com. tw

# D (R-PDSO-G16)


## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.






# WWW.100Y.COM.TW THERMAL PAD MECHANICAL DATA RGY (R-PQFP-N16)

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com. WWW.100Y.COM.TW

The exposed thermal pad dimensions for this package are shown in the following illustration. WWW.100Y.COM. WWW.100Y.COM.




WWW.100Y.COM.TW Bottom View

All linear dimensions are in millimeters

.100Y.COM.TW Exposed Thermal Pad Dimensions WWW.100Y.CO

Http://www. 100y. com. tw

RGY (R-PQFP-N16)



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

# 14-PINS SHOWN



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

### **28 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G\*\*)

14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Interface Logic Power Mgmt Microcontrollers	interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated