

SN74LVC126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS339Q-MARCH 1994-REVISED JULY 2005

FEATURES


- Operates From 1.65 V to 3.6 V
- Specified From –40°C to 85°C and From –40°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.7 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION


This quadruple bus buffer gate is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



RGY PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

T _A	P	ACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Reel of 1000	SN74LVC126ARGYR	LC126A
		Tube of 50	SN74LVC126AD	COMP
	SOIC - D	Reel of 2500	SN74LVC126ADR	LVC126A
		Reel of 250	SN74LVC126ADT	TITY
	SOP - NS	Reel of 2000	SN74LVC126ANSR	LVC126A
–40°C to 125°C	SSOP – DB	Reel of 2000	SN74LVC126ADBR	LC126A
		Tube of 90	SN74LVC126APW	M.T.
	TSSOP - PW	Reel of 2000	SN74LVC126APWR	LC126A
		Reel of 250	SN74LVC126APWT	CONT.
	TVSOP – DGV	Reel of 2000	SN74LVC126ADGVR	LC126A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





FUNCTION TABLE (EACH BUFFER)

INP	JTS	OUTPUT
OE	A	Y.COY
Н	H	CH
Н	L.10	PW.
LW	X	Z

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

LOGIC DIAGRAM (POSITIVE LOGIC)





Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MMM. COM. COM	WWW.	MIN	MAX	UNIT
V _{CC}	Supply voltage range	W. E	-0.5	6.5	V
VI	Input voltage range ⁽²⁾	W.14, 100	-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾	WW 100	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	NY.CO	-50	mA
l _{ok}	Output clamp current	V ₀ < 0	, COMP.	-50	mA
Io	Continuous output current	COM.TW.	TOO T. COM	±50	mA
	Continuous current through V _{CC} or GND	I.C. TN NN	1007.	±100	mA
	MW.	D package ⁽⁴⁾	. OUN.CO.	86	
		DB package ⁽⁴⁾	N. TOO ST CO	96	
0	Dealer as the smeal instructions	DGV package ⁽⁴⁾	127 76 113		°C/W
θ_{JA}	Package thermal impedance	NS package ⁽⁴⁾			
		PW package ⁽⁴⁾			
		RGY package ⁽⁵⁾	MIN.In	47	
T _{stg}	Storage temperature range	V 100 Y. WITH	-65	150	°C
P _{tot}	Power dissipation	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(6)(7)}$	V VV	500	mW

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

The value of V_{CC} is provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7.

The package thermal impedance is calculated in accordance with JESD 51-5.

For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K. For the DB, NS, and PW packages: above 60°C, the value of P_{tot} derates linearly with 5.5 mW/K.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

SN74LVC126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS339Q-MARCH 1994-REVISED JULY 2005

Recommended Operating Conditions⁽¹⁾

W	MM. OUT.C	WT	$T_A = 25^{\circ}C$		−40 T	O 85°C	-40 TO	LINIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V	Complete salts as	Operating	1.65	3.6	1.65	3.6	1.65	3.6	VAN
V _{CC}	Supply voltage	Data retention only	1.5	11001.	1.5		1.5		V
	WWW	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$	TOOY!	$0.65 \times V_{CC}$	4	$0.65 \times V_{CC}$	10 X . C	MIN
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	W.In	1.7	N	1.7	WY.Co	V
	input voltage	V _{CC} = 2.7 V to 3.6 V	2		2	2		100 ×1 C	
	MM	V _{CC} = 1.65 V to 1.95 V	1/1/	$0.35 \times V_{CO}$	Mo	$0.35 \times V_{CC}$	VV - TXV	$0.35 \times V_{CC}$	Mo-
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	TV.	0.7	V.Co	0.7	Al Maria	0.7	V
	input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		3.0	COM,	0.8	WW	0.8	
VI	Input voltage	11001. COW.1	0	5.5	0	5.5	0	5.5	V
Vo	Output voltage	1100Y.CO.T.T	0	V _{CC}	007.0	V _{cc}	0	V _{cc}	V
	WV	V _{CC} = 1.65 V	W		LOOY.CC	-4	W	-4	OXIC
	High-level	V _{CC} = 2.3 V	- 1		TO C	-8	11	-8	OSIA.C
I _{OH}	output current	V _{CC} = 2.7 V	11.	-12	N.100 .	-12	-1	-12	mA
		V _{CC} = 3 V	WILL	-24	100%	-24		-24	
	4	V _{CC} = 1.65 V	W	- 2	NAA.	4	N	4	- 100
	Low-level	V _{CC} = 2.3 V	M	3	M. Jos	(V) -1 CO 8		8	1.10
I _{OL}	output current	V _{CC} = 2.7 V	OM_{-LM}	12	-TW.100	12	1.	12	mA
		V _{CC} = 3 V	WIT	24	10	24	TW	24	
Δt/Δν	Input transition r	31 10	COMP	10	MMM	C 10	WT	10	ns/V

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	1007	T _A =	25°C	-40 TO 8	35°C	-40 TO 125°C		UNIT	
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	MIN	MAX	MIN	MAX	UNII	
	$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V _{CC} - 0.2	**	V _{CC} - 0.2	N.C	$V_{CC} - 0.3$	N	V	
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29	1	1.2	-1	1.05			
\/	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		1.7	00 1.	1.55		V	
V_{OH}	1 12 mA	2.7 V	2.2	N	2.2	1007	2.05	WI	V	
	$I_{OH} = -12 \text{ mA}$	3 V	2.4	axXI	2.4	· ro	2.25			
	I _{OH} = -24 mA	3 V	2.3	1.	2.2	N.100	2	I'r.		
	I _{OL} = 100 μA	1.65 V to 3.6 V	Y.Com	0.1	MA	0.2	01.0	0.3		
	$I_{OL} = 4 \text{ mA}$	1.65 V	W.Con.	0.24	WW	0.45	MY.Co	0.6		
V_{OL}	$I_{OL} = 8 \text{ mA}$	2.3 V		0.3	VIV.	0.7	ov.C	0.75	V	
	I _{OL} = 12 mA	2.7 V	00 1.	0.4		0.4	100 -	0.6		
	I _{OL} = 24 mA	3 V	100 X.C	0.55	1/1	0.55	11001.	0.8		
I _I	V _I = 5.5 V or GND	3.6 V	. ONV.C	±1	4	±5	4	±20	μΑ	
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V	N.100	±1.	ıί.Τ	±10		±20	μΑ	
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	W.100 Y.	1		10		40	μΑ	
Δl _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	NW.100Y	500		500		5000	μΑ	
C _i	$V_I = V_{CC}$ or GND	3.3 V		4.5					pF	
Co	$V_O = V_{CC}$ or GND	3.3 V		7					pF	

SN74LVC126A **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS

SCAS339Q-MARCH 1994-REVISED JULY 2005



Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

ADAMETED	FROM	ТО	WWW.	C T,	4 = 25°C	N	-40 TO	85°C	-40 TO	125°C	TINIT
ARAMETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
MAN	001.	MI.IW	1.8 V ± 0.15 V	1	4.2	9.3	1	9.8	N.1001	11.3	1:1.
MMM	. OOX.CO	W.T.	$2.5 \text{ V} \pm 0.2 \text{ V}$	1	2.7	6.7	1	7.2	100	9.3	
t _{pd}	JUV A	ONI. Y	2.7 V	1	2.9	5	1	5.2	1	6.5	ns
	N.100 J.	OMIT	$3.3~V \pm 0.3~V$	1	2.5	4.5	■ 1	4.7	11111	6	
MW	1007.	TIL	1.8 V ± 0.15 V	1097	4.8	9.5	1	10	1	11.5	Mor
t _{en} OE	05	OX.COM.TY	$2.5~V \pm 0.2~V$	10	2.8	7.8	1	8.3	1	10.4	1
	OE		2.7 V	1	3.1	6.1	1	6.3	1	8	ns
	11V.100		$3.3~V \pm 0.3~V$	1.1	2.5	5.5	1	5.7	1	7.5	
V	10	J. Com. T	1.8 V ± 0.15 V	11	4.4	12.1	1	12.6	1	14.1	7.
	MW. W.CO	of COm	2.5 V ± 0.2 V	1	2.7	8.2	1	8.7	1	10.8	O.Y.C.
t _{dis}	OE	T COM	2.7 V	1	2.7	6.5	1	6.7	1	8.5	ns
	W.	1007.	$3.3~V \pm 0.3~V$	1.3	2.3	5.8	1.3	6	1.3	7.5	
t _{sk(o)}	MM	100 X.C	$3.3~V \pm 0.3~V$	MA	-x1 10	O.Y.C	TIMO	1		1.5	ns

WW.100Y.COM.TW

Operating Characteristics

	PARAMETER	MMM.10	TEST CONDITIONS	N v _{cc}	TYP	UNIT
WWW.100Y.COM.T	MMM.	ONY.CO	1.8 V	20	M	
		Outputs enabled	f = 10 MHz	2.5 V	21	
	Down discinction consistence paragraph	TW		3.3 V	22	nE V
d	Power dissipation capacitance per gate	LA MM.		1.8 V	2	pF
		Outputs disabled		2.5 V	3	
				3.3 V	1 4	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CC


WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

1100 Y.C.	INPUTS		M. M.	1007.0	OMIT	, D		
V _{CC}	VI	t _r /t _f	V _M V _{LOAD}		CL	RL	V_{Δ}	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 kΩ	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices

Figure 1. Load Circuit and Voltage Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SN74LVC126AD	ACTIVE	SOIC	DV	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADBLE	OBSOLETE	SSOP	DB	14	CO.	TBD	Call TI	Call TI
SN74LVC126ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADGVRE4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ADTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ANSRE4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
SN74LVC126APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWT	ACTIVE	TSSOP	PW	14)	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC126ARGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVC126ARGYRG4	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



PACKAGE OPTION ADDENDUM

18-Jul-2006

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.COM

Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PQFP-N14)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



NOTES:


- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated