勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## SN74LVT244B 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003


- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C

DB, DW, NS, OR PW PACKAGE (TOP VIEW)

	W.			7/1/2
10E		U	20	V <sub>CC</sub> 20E
1A1 [			19	] 2 <mark>OE</mark>
2Y4 [			18	] 1Y1
1A2 [				] 2A4
2Y3 [				] 1Y2
1A3 [				2A3
2Y2 [	7			] 1Y3
1A4 [	8			2A2
2Y1 [			12	] 1Y4
GND [	10		11	] 2A1

- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)





## description/ordering information

This octal buffer and line driver is designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVT244B is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

#### ORDERING INFORMATION

T <sub>A</sub> PACKAC		COM.TW	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVT244BRGYR	LX244B
	2010 PW 4171.100	Tube	SN74LVT244BDW	was Oph.
–40°C to 85°C	SOIC - DW	Tape and reel	SN74LVT244BDWR	LVT244B
	SOP - NS	Tape and reel	SN74LVT244BNSR	LVT244B
	SSOP – DB	Tape and reel	SN74LVT244BDBR	LX244B
		Tube	SN74LVT244BPW	1,100
	TSSOP - PW	Tape and reel	SN74LVT244BPWR	LX244B
	VFBGA – GQN	-100X:CO	SN74LVT244BGQNR	1.70445
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVT244BZQNR	LX244B

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003


# 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

### **GQN OR ZQN PACKAGE** (TOP VIEW)




## terminal assignments


	1	2	3	4		
Α	1A1	1OE	Vcc	2 <mark>OE</mark>		
В	1A2	2A4	2Y4	1Y1		
С	1A3	2Y3	2A3	1Y2		
D	1A4	2A2	2Y2	1Y3		
Е	GND	2Y1	2A1	1Y4		

### **FUNCTION TABLE** (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
MA	H	Н
L	L	L
H	X	Z

## logic diagram (positive logic)





Pin numbers shown are for the DB, DW, NS, PW, and RGY packages.

SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	
Current into any output in the low state, IO	
Current into any output in the high state, IO (see Note 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	
(see Note 3): DW package	
(see Note 3): GQN/ZQN package	78°C/W
(see Note 3): NS package	
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

### recommended operating conditions (see Note 5)

	WWW. 100X.CO. TW	1007.001.	MIN	MAX	UNIT
VCC	Supply voltage	MMM. CO.	2.7	3.6	V
$V_{IH}$	High-level input voltage	COM	2		V
V <sub>IL</sub>	Low-level input voltage	M. TW. TON	1.1	8.0	V
VI	Input voltage	11007.	M.T.W	5.5	V
loн	High-level output current	MANA	TV	-32	mA
loL	Low-level output current	MW. To CO	Mr.	64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	OMIT	10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	MM. 100X.	200	JAA	μs/V
T <sub>A</sub>	Operating free-air temperature	MAN	-40	85	°C

NOTE 5: All unused inputs of the device must at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## SN74LVT244B 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TE:	ST CONDITIONS	MIN TYPT MAX	UNIT		
٧ıĸ	W.100	$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA	-1.2	V		
	1007	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2	$M_{r_{I}}$		
۷он	AOH MANATON	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4	V		
		V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = −32 mA	2			
		V CO 7V	I <sub>OL</sub> = 100 μA	0.2	$CO_{M_2}$		
		$V_{CC} = 2.7 \text{ V}$	I <sub>OL</sub> = 24 mA	0.5			
VOL		100Y.Com	I <sub>OL</sub> = 16 mA	0.4	V		
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA	0.5	OY.CO		
	- TAX V	V.100 F COM. I	I <sub>OL</sub> = 64 mA	0.55			
	0 1 1: 1	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V	10	10		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND	±1	μА		
Ц		N. Say, COM	$V_I = V_{CC}$	TW WY			
	Data inputs	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 0	ON			
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$	±100	μΑ		
lozh	1	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V	5	μΑ		
lozL		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V	-5	μΑ		
lozpi	 J	$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$	V to 3 V, $\overline{\text{OE}}$ = don't care	±100	μΑ		
lozpi	)	V <sub>CC</sub> = 1.5 V to 0, V <sub>O</sub> = 0.5	V to 3 V, $\overline{\text{OE}}$ = don't care	±100	μΑ		
		V <sub>CC</sub> = 3.6 V,	Outputs high	0.19	-1111		
ICC	lcc	$l_{O} = 0$ ,	Outputs low	5	mA		
	$V_I = V_{CC}$ or GND	Outputs disabled	0.19				
ΔICC	$\Delta I_{CC}^{\ddagger}$ $V_{CC} = 3 \text{ V to } 3.6 \text{ V, One input at } V_{CC} - 0.6 \text{ V,}$ Other inputs at $V_{CC}$ or GND		out at V <sub>CC</sub> – 0.6 V,	0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			pF		
Со		V <sub>O</sub> = 3 V or 0			pF		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	1.100 Y. TO M.T.	V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> =	UNIT	
I ANAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	Y - W
<sup>t</sup> PLH		W 100 Y OM.	1.1	2.3	3.5	100 1.	3.8	
<sup>t</sup> PHL	A	Y 100 Y . CO	1.3	2.1	3.3	1007	3.6	ns
<sup>t</sup> PZH	<del></del>	MM. P. COM	1.1	2.5	4.5		5.3	
t <sub>PZL</sub>	ŌĒ	WW.104 CON	1.4	2.7	4.4	W.To.	4.9	ns
<sup>t</sup> PHZ	ŌĒ	N	1.9	2.8	4.4		4.5	
tPLZ	OE OE	WWW. A	1.8	2.9	4.4		4.4	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

勝 特 力 材 料 886-3-57=0--



# **PACKAGE OPTION ADDENDUM**



18-Jul-2006

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN74LVT244BDB	OBSOLETE	SSOP	DB	20	$CO_{MT}$	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDBLE	OBSOLETE	SSOP	DB	20	I.Co.	TBD	Call TI	Call TI
SN74LVT244BDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BGQNR	ACTIVE	BGA MI CROSTA R JUNI OR	GQN	20	1000	TBD CC	SNPB	Level-1-240C-UNLIM
SN74LVT244BNSR	ACTIVE	so C	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BNSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BPWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BPWLE	OBSOLETE	TSSOP	PW	20	N	TBD	Call TI	Call TI
SN74LVT244BPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BPWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT244BRGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVT244BRGYRG4	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVT244BZQNR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in



### PACKAGE OPTION ADDENDUM

18-Jul-2006

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

Http://www.100y.com.tw

# GQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



# ZQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



# DW (R-PDSO-G20)


# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.






### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# RGY (R-PQFP-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated