勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN54LVTH273, SN74LVTH273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136M - MAY 1992 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Unregulated Battery Operation Down To 2.7 V
- Buffered Clock and Direct-Clear Inputs
- Individual Data Input to Each Flip-Flop

SN54LVTH273 . . . J PACKAGE SN74LVTH273 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)

CLR [20] V _{CC}] 8Q
1Q [19	8Q
1D [18] 8D
2D [17] 7D
2Q [5	16	7Q
3Q [6	15	6Q
3D [7	14	6D
4D [8		5D
4Q [12] 5Q
GND [10	11] CLK

- I_{off} Supports Partial-Power-Down-Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH273 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH273 devices are positive-edge-triggered flip-flops with a direct-clear input. Information at the data (D) inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

ORDERING INFORMATION

TA	PAC	KAGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 PW	Tube	SN74LVTH273DW	WILLIAM COM
	SOIC - DW	Tape and reel	SN74LVTH273DWR	LVTH273
4000 / 0500	SOP - NS	Tape and reel	SN74LVTH273NSR	LVTH273
–40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH273DBR	LXH273
	TOOOD DIA	Tube	SN74LVTH273PW	13/1070
	TSSOP - PW	Tape and reel	SN74LVTH273PWR	LXH273
5500 to 40500	CDIP – J	Tube	SNJ54LVTH273J	SNJ54LVTH273J
–55°C to 125°C	LCCC - FK	Tube	SNJ54LVTH273FK	SNJ54LVTH273FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS136M - MAY 1992 - REVISED OCTOBER 2003

description/ordering information (continued)


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE (each flip-flop)

	INPUTS	-TXN .1	OUTPUT
CLR	CLK	D	10(Q
NL.	X	Χ	. Ven
Н	1	Н	Н
Н	1	L	V.100
Н	H or L	X	Q_0

logic diagram (positive logic)





SCBS136M - MAY 1992 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
	state, V_O (see Note 1)0.5 V to 7 V
	, V_O (see Note 1)
	TH273 96 mA
	TH273 128 mA
	re 2): SN54LVTH273 48 mA
MAN CONTRACTOR	SN74LVTH273 64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
	package 70°C/W
	package 58°C/W
	package 60°C/W
	package 83°C/W
	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

	MAN COMPANY	SN54L\	/TH273	SN74LV	TH273	1 44.
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	E	2		V
VIL	Low-level input voltage	OOY.	0.8	TW	8.0	V
VI	Input voltage	, Joseph	5.5	-CVV	5.5	V
lон	High-level output current	1000	-24	1.1	-32	mA
loL	Low-level output current	30	48	M.T.V	64	mA
Δt/Δν	Input transition rise or fall rate	20	10	TI	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136M - MAY 1992 - REVISED OCTOBER 2003


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TWW. Io		COMP. CALLETTINIA CONT. CA			SN54LVTH273			SN74LVTH273		
PAI	RAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	N V 100	V _{CC} = 2.7 V,	I _I = -18 mA	Mor	LAL	-1.2	71	W.10	-1.2	V
MAN		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2		V _{CC} -0.2			.Mo.	
.,	WWW.lov	$V_{CC} = 2.7 \text{ V}, \qquad I_{OH} = -8 \text{ mA}$		2.4			2.4)Oh
VOH		Wat COM.	I _{OH} = -24 mA	2			WW. I			CAV
	MAIN	VCC = 3 V	I _{OH} = -32 mA	W. 7.	M_{T_I}	-1	2	-43[V]	1700.	7 CO
	MM	WILL TO THE	I _{OL} = 100 μA	001.	aM.	0.2		Ma.	0.2	1.0
		$V_{CC} = 2.7 \text{ V}$	I _{OL} = 24 mA	OOY.C	On	0.5		MM	0.5	Y.C
.,		N.Inn COM.	I _{OL} = 16 mA		$CO_{\tilde{M}_2}$	0.4	0.4			ov.C
V_{OL}		WI 100 Y. COMIT	I _{OL} = 32 mA	100 4 0.5			0.5			00 A.
		V _{CC} = 3 V	I _{OL} = 48 mA	11100	0.55			N T		
		MM.TO.ON.COM	I _{OL} = 64 mA	100X. 64			0.55			. 100
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V	V. W. In	A C	10	-XX		10	1.2
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND	W.11	120	±1	1		±1	N.10
l _l	Data inputs	N. CONONICO	$V_I = V_{CC}$		1 T				1	μА
		V _{CC} = 3.6 V	V _I = 0	V W Sc	1003	-5	-5		1111	
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V	TWW V	· Fo.	1.CO	NI.	N	±100	μΑ
		W 2001.100 1.	V _I = 0.8 V	75	N.100	-1 C(75	- 1		TWV
lia i s	Data inputs	VCC = 3 V	V _I = 2 V	-75	-xi 10	v 100 y .		. 44		μΑ
I _{I(hold)} Data input	Data inputs	V _{CC} = 3.6 V [‡] ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$	WWW.100Y.C			COM	TW	500 -750	μΛ
	•	$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$	Outputs high	W	-131	0.19		1.1.	0.19	- N
ICC		$V_I = V_{CC}$ or GND	Outputs low	5			5			mA
ΔlCC§		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$ Other inputs at V_{CC} or	e input at V _{CC} – 0.6 V, GND	4	WWW	0.2	N.CO	M.T	0.2	mA
Ci		V _I = 3 V or 0	1007.00		4	×11(01.	4	CAN.	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH273			SN74LVTH273					
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	WILL
f _{clock}	Clock frequency	WW	N.I.	150	Diag	W		150	. 00	Y.CU	MHz
t _W	Pulse duration		3.3	-16	3.3	-31	3.3	- TW	3.3		ns
		Data high or low before CLK↑	2.3	0090	2.7	1.11	2.3	A4 .	2.7		
t _{SU} Setup time	CLR high before CLK↑	2.3	P PK	2.7	TW	2.3		2.7		ns	
th	Hold time, data high or low after CLK↑		0		CO		0		0		ns





[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SCBS136M - MAY 1992 - REVISED OCTOBER 2003

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER		W W	SN54LVTH273		SN74LVTH273							
	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
		W)	MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
f _{max}	COM,		150	N	KCU	T	150		MAG	- 1003	I.Co.	MHz
^t PLH	JUV OLKCON	44.0	1.6	5	2010	5.6	1.7	3.2	4.9	1.10	5.5	Mr.
^t PHL	CLK	Any Q	1.8	4.9	72.	5.2	1.9	3.2	4.8	W.In.	5.1	ns 1
tPHL	CLR	Any Q	1.5	4.4	007.	4.8	1.6	2.7	4.3	-x110	4.7	ns


[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

WW.100Y.COM.TW

W.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SN74LVTH273DBLE	OBSOLETE	SSOP	DB	20	CO_{Mr} .	TBD	Call TI	Call TI
SN74LVTH273DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273NSRE4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273PWLE	OBSOLETE	TSSOP	PW	20	WW	TBD	Call TI	Call TI
SN74LVTH273PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH273PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



PACKAGE OPTION ADDENDUM

18-Jul-2006


provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Http://www.100y.com.tw

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimen

A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

ve
nd
ntrol
twork
y
nt

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated