力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## **SN54LVTH374, SN74LVTH374** 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCBS683H - MARCH 1997 - REVISED OCTOBER 2003

**Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)


- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- **Support Unregulated Battery Operation** Down to 2.7 V
- Ioff and Power-Up 3-State Support Hot Insertion
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

## description/ordering information


These octal flip-flops are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the 'LVTH374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

#### SN54LVTH374 . . . J OR W PACKAGE SN74LVTH374 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



#### SN54LVTH374 . . . FK PACKAGE (TOP VIEW)



## ORDERING INFORMATION

TA	PACE	(AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	2010 814	Tube	SN74LVTH374DW	NATIONAL COMP.
	SOIC - DW	Tape and reel	SN74LVTH374DWR	LVTH374
4000 / 0500	SOP – NS Tape and		SN74LVTH374NSR	LVTH374
-40°C to 85°C	SSOP - DB	Tape and reel	SN74LVTH374DBR	LXH374
	TOOOD DW	Tube	SN74LVTH374PW	LV11074
	TSSOP - PW	Tape and reel	SN74LVTH374PWR	LXH374
	CDIP – J	Tube	SNJ54LVTH374J	SNJ54LVTH374J
−55°C to 125°C	CFP – W Tube		SNJ54LVTH374W	SNJ54LVTH374W
	LCCC - FK	Tube	SNJ54LVTH374FK	SNJ54LVTH374FK

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN54LVTH374, SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683H - MARCH 1997 - REVISED OCTOBER 2003

## description/ordering information (continued)

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each flip-flop)

$CO_{N_1}$	OUTPUT		
OE	CLK	D	Q
L	1	Н	Н
V.C	1	NL	L
LC	H or L	X	$Q_0$
Н	X	X	Z

#### logic diagram (positive logic)





## SN54LVTH374, SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683H - MARCH 1997 - REVISED OCTOBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	
Current into any output in the low state, IO: SN54LVTH374	
	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH374 .	
	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	
	58°C/W
	60°C/W
	83°C/W
Storage temperature range, T <sub>stq</sub>	
o i oig	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

	A	SN54LV	TH374	SN74LV	TH374	WW.
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2	On	2		V
V <sub>IL</sub>	Low-level input voltage	100	0.8	, r	8.0	٧
VI	Input voltage	1.100 1.	5.5	$T_{i,I_{i,I_{i}}}$	5.5	V
loн	High-level output current	1100	-24	MILIN	-32	mA
loL	Low-level output current	W	48	T	64	mA
Δt/Δν	Input transition rise or fall rate	M.In.	10	$O_{Mr}$ .	10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200	10 r.	200	- T	μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN54LVTH374, SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683H - MARCH 1997 - REVISED OCTOBER 2003

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TANN.		COMP.		SN5	4LVTH37	<b>'</b> 4	SN7	4LVTH37	4	TV.
PARA	METER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
VIK	MAL	$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA	00,30	$M_{i,I,A}$	-1.2	NA	W.10	-1.2	V
	MMA	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},  I_{OH} = -100 \mu\text{A}$		V <sub>CC</sub> -0.2	TIL	N	V <sub>CC</sub> -0.2	-511	00 X :-	.ov.
		$V_{CC} = 2.7 \text{ V},$	I <sub>OH</sub> = -8 mA	2.4	Div.	W	2.4	M.	. You	
VOH		W.100 M. COM.	I <sub>OH</sub> = -24 mA	2	OM.		-1	TWW.	100	CAM
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA	01.100 1.	Mon	TAL	2	TAT VA	1700.	
	W	V 0.7V	I <sub>OL</sub> = 100 μA	11001	·	0.2		MAL	0.2	1.0
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA	1111	I.Co.	0.5		WW	0.5	
		100 x CO	I <sub>OL</sub> = 16 mA	M. Inc	<1 C.O	0.4	(X)	- NV	0.4	S.C
VOL		WW 51,100 Y.C.	$I_{OL} = 32 \text{ mA}$	LIN 10	17.	0.5	V .	44	0.5	00 A
		VCC = 3 V	I <sub>OL</sub> = 48 mA	111	101	0.55		W	41	
		MWW.100	I <sub>OL</sub> = 64 mA	M. W.	. Mary	COM	TW	V	0.55	
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V	WW.	100	10	- XX		10	1.10
Control inputs  Data inputs		V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND	WWW	1.100 x	(±1)	V.I.		±1	μA
	Data	VCC = 3.6 V	V <sub>I</sub> = V <sub>CC</sub>	-TVV	W.In.	× (1	Mr.		1	111.71
			V <sub>I</sub> = 0	100	TV .10	-5	$OM_{T_{I}}$	-T	-5	
l <sub>off</sub>		$V_{CC} = 0$ ,	V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V	11/4	-x11	00 X.	T.Mo.	N.	±100	μΑ
			V <sub>I</sub> = 0.8 V	75	75		75			MANA
	Data	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75	JWW.	To.	-75	TIN		W.W
I(hold)	inputs	V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	V <sub>I</sub> = 0 to 3.6 V	Į.	WWV	1.700	Y.COM	WI	500 -750	μΑ
lozh		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V	QÚ.	WW	5	V.CO	TV	5	μΑ
lozL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V	-<1	-13	-5	-<1 CO	Mr.	<b>–</b> 5	μА
I <sub>OZPU</sub>		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,		1/1	±100*	00 × C	$0$ M. $^{1}$	±100	μА
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = $\frac{V_{CC}}{OE}$ = don't care	= 0.5 V to 3 V,	TW		±100*	100Y.	20Mr.	±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high	WTS		0.19	1007	C	0.19	
ICC		$I_{O} = 0$ ,	Outputs low	NA.		5	M	A'CO	5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled	$0_{M:r}$	1	0.19	M. 100	~1 C.C	0.19	
ΔlCC§		V <sub>CC</sub> = 3 V to 3.6 V, On Other inputs at V <sub>CC</sub> or		$co_{M,T,A}$	N	0.2	MM.10	ooy.C	0.2	mA
Ci		V <sub>I</sub> = 3 V or 0	M. Ing	COMP.	3		WW.	3	$CO_{Mr}$	pF
Co		V <sub>O</sub> = 3 V or 0	AA 100.	Mo	7		TAN.	100 7	CON	pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

## **SN54LVTH374, SN74LVTH374** 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WWW.100Y.COM.TW

SCBS683H - MARCH 1997 - REVISED OCTOBER 2003

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

WWW.100Y.COM.TW WWW.		W.	SN54LVTH374				SN74LVTH374			
		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
XX		MIN	MAX	MIN MAX		MIN MAX		MIN	MAX	WII
fclock	Clock frequency	MW.IO	150	Mrs	150	1	150	.007	150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	3.3	0 -	3.3	.=1	3.3		3.3	47 CO	ns
t <sub>su</sub>	Setup time, data before CLK↑	1.6	001.	2	LAA	1.5	M	2	1.	ns
t <sub>h</sub>	Hold time, data after CLK↑	0.8	anov.	0.5	WT	0.8	W	0	01.0	ns

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER		TO (OUTPUT)		SN54LV	TH374	0 $x$ .	SN74LVTH374					- 00
	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT	
		Y.COM.TI	MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	
f <sub>max</sub>	WWW	OY.CO	150	1	150	100	150	MIN		150	- XX	MHz
<sup>t</sup> PLH		ON COM	1	5.1	$MM_A$	5.6	1.8	2.9	4.5	V	5	- 100
<sup>t</sup> PHL	CLK	On r. o	1.5	5.1	- TW	5.2	1.8	2.9	4.2		4.3	ns
<sup>t</sup> PZH	OE (	1001.	0.8	5.6	W1 .	6.6	1.3	2.8	4.7		5.6	M.Ja
tPZL	Œ	Q.CU	1.2	5.4		6.2	1.6	3	4.7		5.2	ns
<sup>t</sup> PHZ	OE N	N. Say.Co	1.5	5.6	W	5.7	1.9	3	4.6		4.9	N T
<sup>t</sup> PLZ	OE	W.100	0.8	5.2		5.3	2	3.1	4.5	Ú	4.6	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . WWW.100Y.COM.TW

IWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.


WWW.100Y.COM.TW

WWW.100Y.COM.TW



SCBS683H - MARCH 1997 - REVISED OCTOBER 2003

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## PACKAGE OPTION ADDENDUM

18-Jul-2006

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9951001Q2A	ACTIVE	LCCC	FK	20	CO1	TBD	POST-PLATE	N / A for Pkg Type
5962-9951001QRA	ACTIVE	CDIP	J	20	_(1)\/	TBD	A42 SNPB	N / A for Pkg Type
5962-9951001QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74LVTH374DBLE	OBSOLETE	SSOP	DB	20	N.Co.	TBD	Call TI	Call TI
SN74LVTH374DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374NSRE4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74LVTH374PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH374PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54LVTH374FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LVTH374J	ACTIVE	CDIP		20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LVTH374W	ACTIVE	CFP	wC	20	W 1	TBD	A42	N / A for Pkg Type

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



WWW.100Y.COM.TW



18-Jul-2006

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

WWW.100Y.COM.T


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

> WWW.100Y.COM. 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 W.100Y.COM.TW Http://www.100y.com.tw

## 14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

Http://www.100y.com.tw

## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit. C.
- Index point is provided on cap for terminal identification only. WWW.100Y.COM.TW
- Falls within Mil-Std 1835 GDFP2-F20




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

MLCC006B - OCTOBER 1996

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER



- NOTES: A. All linear dimensions are in inches (millimeters).

  - C. This package can be hermetically sealed with a metal lid.


    D. The terminals are gold plated. WWW.100Y.COM.TW

  - E. Falls within JEDEC MS-004



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

## **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated