# TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC CIRCUITS


SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

- Second-Generation PLD Architecture
- Choice of Operating Speeds


TIBPAL22V10AC ... 25 ns Max TIBPAL22V10AM ... 30 ns Max TIBPAL22V10C ... 35 ns Max

- Increased Logic Power Up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 Per Output
- Variable Product Term Distribution Allows More Complex Functions to Be Implemented
- Each Output Is User Programmable for Registered or Combinational Operation, Polarity, and Output Enable Control
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Functionally Equivalent to AMDs AMPAL22V10 and AMPAL22V10A

### C SUFFIX . . . NT PACKAGE M SUFFIX . . . JT PACKAGE (TOP VIEW)



C SUFFIX . . . FN PACKAGE M SUFFIX . . . FK PACKAGE (TOP VIEW)



NC — No internal connection
Pin assignments in operating mode

### description

The TIBPAL22V10 and TIBPAL22V10A are programmable array logic devices featuring high speed and functional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell". These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

These devices are covered by U.S. Patent 4,410,987. IMPACT is a trademark of Texas Instruments Incorporated.



## TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

### description (continued)

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10 and TIBPAL22V10A offer quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.


A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power up with their outputs high. Registered outputs selected as active-high power up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22V10C and TIBPAL22V10AC are characterized for operation from 0°C to 75°C. The TIBPAL22V10AM is characterized for operation over the full military temperature range of –55°C to125°C.




### functional block diagram (positive logic)



denotes fused inputs

SRPS024 - D2943, OCTOBER 1986

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736






2860

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TIBPAL22V10C, TIBPAL22V10AC, HIGH-PERFORMANCE IMPACT ™ PROGRAMMABLE ARRAY

TIBPAL22V10AM LOGIC CIRCUITS

REVISED MARCH 1992




Fuse number = First fuse number + Increment Inside each MACROCELL the "P" fuse is the polarity fuse and the "R" fuse is the register fuse.

# TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC CIRCUITS


SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

### output logic macrocell diagram




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.TW



REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



S1 = 1

I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE	SELECT	FEEDBACK AND OUTPUT CONFIGURATION						
S1	S0	FEEDBACK AND	OUTPUT CONFI	GURATION				
0	0	Register feedback	Registered	Active low				
0	1	Register feedback	Registered	Active high				
1	0	I/O feedback	Combinational	Active low				
1	1	I/O feedback	Combinational	Active high				

 $<sup>0 = \</sup>text{unblown fuse}, 1 = \text{blown fuse}$ 

Figure 1. Resultant Macrocell Feedback and Output Logic After Programming



S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

# TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	–5.5 V
Voltage range applied to disabled output (see Note 1)	
Operating free-air temperature range	0°C to 75°C
Storage temperature range	–65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

### recommended operating conditions

	MM	IN W. 100x.	TIBPAL22V10C		TIBPAL22V10AC				
				NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	W. Inc.	4.75	5	5.25	4.75	5	5.25	$C(\Lambda)$
VIH	High-level input voltage	M.TW W. 100	2	Mil	5.5	2	- TVN	5.5	V
VIL	Low-level input voltage	MW MW	M.C.	-17	0.8		N AA	0.8	V
ІОН	High-level output current	OM.	ast C	Ohr.	-3.2		WIN	-3.2	mA
loL	Low-level output current	CONT.	00 -	COM.	16			16	mA
fclock	Clock frequency†	The William	100%		18	•	111.	28.5	MHz
+	Pulse duration	Clock high or low	25	Cox	TV	15	W	N	ns
t <sub>W</sub>	ruise duration	Asynchronous reset high or low	35	-1 CO	Mr.	25		WW.	
	7/100	Input	30	7.	M.I	20		- 11	100
+	Setup time before clock↑	Feedback	30	OY.C	_ 1 1	20	4	MAA.	200
tsu	Setup time before clock?	Synchronous set	30	~ <b>~ 7 C</b>	Ohr	25		WW	ns
	Asynchronous reset low (inactive)	35	00 -	MOD	25		-41		
th	Hold time, input, set, or feed	back after clock↑	0	1007		0		AN A	ns
TA	Operating free-air temperatu	Operating free-air temperature		- 03	75	0	N .	75	°C

 $t_{W}(low) + t_{W}(high)$  $t_{pd}(CLK \text{ to } Q)$ ,  $f_{clock}$  (without feedback) = -WWW.100Y.C

WWW.100Y

勝 特 力 材 料 886-3-5753170 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW



# TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT*™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

### electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		TIBPAL22V10C			TIBPAL22V10AC		
				TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
VIK	N.100	$V_{CC} = 4.75 \text{ V},  I_{I} = -18 \text{ mA}$	Min		-1.2	Mir	ov.C	-1.2	V
Vон	-1100 X.	$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4	3.5		2.4	3.5	COM	V
VOL	007	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 16 mA	TIV	0.35	0.5	-41	0.35	0.5	V
lozh	MMiles	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$	$CO_{M_{\pi}}$	W	0.1	MAA		0.1	mA
	Any output	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V	$CO_{Mr}$ ,		-100	AT WY	1. In	-100	<b>A</b>
IIL 🕠	Any I/O	VCC = 5.25 V, V = 0.4 V	Mo	LA	-250	-41	W.100	-250	μΑ
lj ,	MMM	$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$	X.V	TW	1	MA	-s1 10	1	mA
lН	T.WW.	$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$	VI COM	W	25		1111	25	μΑ
I <sub>IL</sub>	TIN	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V	- 60	M.	-0.25	- <1	WW.	-0.25	mA
los <sup>‡</sup>	M. M.	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.5 \text{ V}$	-30	MI	-90	-30	TXN	-90	mA
ICC	WWW	$V_{CC} = 5.25 \text{ V},  V_I = \text{GND},  \text{Outputs open}$	ANY.C	120	180		120	180	mA

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	FROM TO		TEGT GOLIDITIONS	TIBPAL22V10C			TIBPAL22V10AC			00.7
PARAMETER	(INPUT) (OUTPUT	(OUTPUT)	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	NIN N	TYP	MAX	UNIT
f <sub>max</sub> ¶	With fee	edback		18	=1 C.	Mr.	28.5		WW	MHz
t <sub>pd</sub>	I, I/O	1/0	R1 = 300 Ω,	-xx1.10	15	35	1.4	15	25	ns
t <sub>pd</sub>	I, I/O (reset)	Q	R2 = 390 Ω,	1	15	40	TW	15	30	ns
t <sub>pd</sub>	CLK	Joe Q CON	See Figure 4	WW.	10	25	-XX	10	15	ns
t <sub>en</sub>	I, I/O	I/O, Q	VIII W	-111	15	35	1.1	15	25	ns
t <sub>dis</sub>	I, I/O	I/O, Q	T WITE	A	15	35	TI	15	25	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

$$\P \text{ f}_{\text{max}} \text{ (with feedback)} = \frac{1}{t_{\text{Su}} + t_{\text{pd}}(\text{CLK to Q})}, \text{ f}_{\text{max}} \text{ (without feedback)} = \frac{1}{t_{\text{W}}(\text{low}) + t_{\text{W}}(\text{high})}$$



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

## TIBPAL22V10AM HIGH-PERFORMANCE *IMPACT*™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	
Voltage range applied to disabled output (see Note 1)	
Operating free-air temperature range	–55°C to 125°C
Storage temperature range	–65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

#### recommended operating conditions

	MAN TOOL COUNTY	WW. 100X: CV.TW	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	WWW. CO. TW	4.5	5	5.5	V
VIH	High-level input voltage	COMP.	2	$M_{M^{*}}$	5.5	CV
VIL	Low-level input voltage	M. 100 . COW. I.		Wire	0.8	V
lOH	High-level output current	WWW. 100Y.Co TATH		NA	-2	mA
loL	Low-level output current	M.M. COM. COM		WW	12	mA
fclock	Clock frequency†	M.Ing COM.		-TVV	22	MHz
	Pulse duration	Clock high or low	20	44.	- TXN.100	
t <sub>W</sub>	i dise duration	Asynchronous reset high or low		W	N. A.	ns
	High-level output current Low-level output current Clock frequency† Pulse duration Setup time before clock↑	Input	25	<b>4X</b>	WW.	.03
t		Feedback	25		-XIV	ns
tsu	Setup time before clock?	Synchronous set	25	1	$M_{A_A}$	<1 100
		Asynchronous reset low (inactive)	30		WW	
t <sub>h</sub>	Hold time, input, set, or feedback after clock↑	L. COM	0		-11	ns
TA	Operating free-air temperature	TW WW. 1007.00	-55		125	°C

 $<sup>\</sup>label{eq:fclock} \ \, \uparrow_{fclock} \, (\text{with feedback}) = \frac{1}{t_{SU} \ + \ t_{pd} (\text{CLK to Q})}, \\ \ \, f_{clock} \, (\text{without feedback}) = \frac{1}{t_{W} (\text{low}) \ + \ t_{W} (\text{high})}$ 

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

# TIBPAL22V10AM HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

WWW.100Y.COM.TW

### electrical characteristics over recommended operating free-air temperature range

PARAMETER	WILL	TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$	W Wr.	1111	M.C.	-1.2	V
VOH	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2 mA	OM	2.4	3.5	$O_{Mr}$	V
VOL	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 12 mA	TOW.	-TXV.1	0.25	0.5	V
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$	TITY	MM	1001.	0.1	mA
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.4 V	I.COM	11/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1	.007	-100	μΑ
h 100	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V	COM		.To.	< 10	mA
IH WWW	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V	J. COM.TW	NV T	N.100	25	μА
IL WINN	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V	OY.CO. TY	MA	-110	-0.25	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V	COMM	-30	1111.	-90	mA
Icc	V <sub>CC</sub> = 5.5 V,	$V_I = GND$ ,	Outputs open		120	180	mA

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түрт	MAX	UNIT
f <sub>max</sub> ¶	With fee	dback	MM. E. OV. COM.	22	W	1111.	MHz
t <sub>pd</sub>	I, I/O	I/O	R1 = 390 $\Omega$ ,	-1	15	30	ns
t <sub>pd</sub>	I, I/O (reset)	Q	$R2 = 750 \Omega$ ,	N.	15	35	ns
t <sub>pd</sub>	CLK	Q	See Figure 4	W	10	20	ns
t <sub>en</sub>	I, I/O	I/O, Q	W. TAN JON.	- 1	15	30	ns
<sup>t</sup> dis	I, I/O	I/O, Q	WW 31007.0	11.	15	30	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

$$\P \, f_{max} \, (\text{with feedback}) = \frac{1}{t_{SU} + t_{pd} (\text{CLK to Q})}, \\ f_{max} \, (\text{without feedback}) = \frac{1}{t_{W} (\text{low}) + t_{W} (\text{high})}$$

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. VO is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

## TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

### preload procedure for registered outputs (see Notes 2 and 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With V<sub>CC</sub> at 5 V and pin 1 at V<sub>II</sub>, raise pin 13 to V<sub>IHH</sub>.
- Step 2. Apply either V<sub>IL</sub> or V<sub>IH</sub> to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.





Figure 2. Preload Waveforms

- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip-carrier socket adapter is not used, pin numbers must be changed accordingly.
  - 3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V}.$

### power-up reset

Following power up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of  $V_{CC}$  be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 3. Power-Up Reset Waveforms

### programming information


Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

<sup>&</sup>lt;sup>‡</sup> This is the setup time for input or feedback.

SRPS024 - D2943, OCTOBER 1986 - REVISED MARCH 1992

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: For C suffix, use the voltage levels indicated in parentheses ( ). PRR  $\leq$  1 MHz,  $t_{\Gamma} = t_{\Gamma} \leq$  2 ns, duty cycle = 50%. For M suffix, use the voltage levels indicated in brackets [ ]. PRR  $\leq$  10 MHz,  $t_{\Gamma}$  and  $t_{\Gamma} \leq$  2 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

Figure 4. Load Circuit and Voltage Waveforms

