勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

TLC2654, TLC2654A Advanced LinCMOS™ LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS

Http://www.100y.com.tw

- Input Noise Voltage

 0.5 μV (Peak-to-Peak) Typ, f = 0 to 1 Hz
 1.5 μV (Peak-to-Peak) Typ, f = 0 to 10 Hz
 47 nV/√Hz Typ, f = 10 Hz
 13 nV/√Hz Typ, f = 1 kHz
- High Chopping Frequency . . . 10 kHz Typ
- No Clock Noise Below 10 kHz
- No Intermodulation Error Below 5 kHz
- Low Input Offset Voltage 10 μV Max (TLC2654A)
- Excellent Offset Voltage Stability With Temperature . . . 0.05 μ V/°C Max
- AVD ... 135 dB Min (TLC2654A)
- CMRR ... 110 dB Min (TLC2654A)
- k_{SVR} ... 110 dB Min
- Single-Supply Operation
- Common-Mode Input Voltage Range Includes the Negative Rail
- No Noise Degradation With External Capacitors Connected to V_{DD}_
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control/Print Support Qualification to Automotive Standards

description

The TLC2654 and TLC2654A are low-noise chopper-stabilized operational amplifiers using the Advanced LinCMOS[™] process. Combining this process with chopper-stabilization circuitry makes excellent dc precision possible. In addition, circuit techniques are added that give the TLC2654 and TLC2654A superior noise performance.

D, JG, OR P PACKAGE (TOP VIEW) C_{XA} 8 C_{XB} VDD+ IN-Г 7 2 6 🛛 OUT IN+ П 3 CLAMP 5 V_{DD-} D, J, OR N PACKAGE (TOP VIEW) 14 INT/EXT C_{XB} C_{XA} 2 13 CLK IN NC П CLK OUT 3 12 IN-4 V_{DD+} 11 IN+ 5 10 0UT NC 9 CLAMP 6 C RETURN 7 8Π VDD **FK PACKAGE** (TOP VIEW) ХU Ζ CLKI C_{XB} CXA Ľ 2 1 20 19 NC 18**Г** CLK OUT NC NC 5 17 V_{DD+} IN-6 16 NC NC 15 OUT IN+ 8 9 10 11 12 13 ETURN CLAMP 9 R C NC - No internal connection

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

Chopper-stabilization techniques provide for extremely high dc precision by continuously nulling input offset voltage even during variations in temperature, time, common-mode voltage, and power-supply voltage. The high chopping frequency of the TLC2654 and TLC2654A (see Figure 1) provides excellent noise performance in a frequency spectrum from near dc to 10 kHz. In addition, intermodulation or aliasing error is eliminated from frequencies up to 5 kHz.

This high dc precision and low noise, coupled with the extremely high input impedance of the CMOS input stage, makes the TLC2654 and TLC2654A ideal choices for a broad range of applications such as low-level, low-frequency thermocouple amplifiers and strain gauges and wide-bandwidth and subsonic circuits. For applications requiring even greater dc precision, use the TLC2652 or TLC2652A devices, which have a chopping frequency of 450 Hz.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

description (continued)

The TLC2654 and TLC2654A common-mode input voltage range includes the negative rail, thereby providing superior performance in either single-supply or split-supply applications, even at power supply voltage levels as low as ± 2.3 V.

Two external capacitors are required to operate the device; however, the on-chip chopper-control circuitry is transparent to the user. On devices in the 14-pin and 20-pin packages, the control circuitry is accessible, allowing the user the option of controlling the clock frequency with an external frequency source. In addition, the clock threshold of the TLC2554 and TLC2654A requires no level shifting when used in the single-supply configuration with a normal CMOS or TTL clock input.

Innovative circuit techniques used on the TLC2654 and TLC2654A allow exceptionally fast overload recovery time. An output clamp pin is available to reduce the recovery time even further.

The device inputs and outputs are designed to withstand -100-mA surge currents without



sustaining latch-up. In addition, the TLC2654 and TLC2654A incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015; however, exercise care in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The Q-suffix devices are characterized for operation from -40°C to 125°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

			WW.	COMP	ACKAGED DEVICE	S	N.C.	WT.
	Viomax		8 PIN	100		14 PIN	100 × CON	20 PIN
	AT 25°C	SMALL OUTLINE (D)	CERAMIC DIP (JG)	PLASTIC DIP (P)	SMALL OUTLINE (D)	CERAMIC DIP (J)	PLASTIC DIP (N)	CERAMIC DIP (FK)
0°C to 70°C	10 μV 20 mV	TLC2654AC-8D TLC2654C-8D	<u>+</u> MV	TLC2654ACP TLC2654CP	TLC2654AC-14D TLC2654C-14D	<u>A</u> M	TLC2654ACN TLC2654CN	MT.IN
-40°C to 85°C	10 μV 20 μV	TLC2654AI-8D TLC2654I-8D	<u> </u>	TLC2654AIP TLC2654IP	TLC2654AI-14D TLC2654I-14D		TLC2654AIN TLC2654IN	ONDIN
-40°C to 125°C	10 μV 20 μV	TLC2654AQ-8D TLC2654Q-8D	_ 77	VNI 00X	CONT.TW		WW ±001	.CO/4.1
-55°C to 125°C	10 μV 20 μV	TLC2654AM-8D TLC2654M-8D	TLC2654AMJG TLC2654MJG	TLC2654AMP TLC2654MP	TLC2654AM-14D TLC2654M-14D	TLC2654AMJ TLC2654MJ	TLC2654AMN TLC2654MN	TLC2654AMFK TLC2654MFK

AVAILABLE	OPTIONS
-----------	---------

The 8-pin and 14-pin D packages are available taped and reeled. Add R suffix to device type (e.g., TLC2654AC-8DR).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

WWW.100Y.C TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMP IFIERS

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

functional block diagram





勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

WWW.100

WWW.100Y.COM



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _D + (see Note 1)		
Supply voltage, V _{DD} (see Note 1)		–8 V
Differential input voltage, VID (see Note 2	?)	±16 V
Input voltage, V _I (any input, see Note 1)	·····	±8 V
Voltage range on CLK IN and INT/EXT		V _{DD} to V _{DD} + 5.2 V
Input current, I _I (each input)		±5 mA
Output current, IO		±50 mA
Duration of short-circuit current at (or belo	ow) 25°C (see Note 3)	unlimited
Current into CLK IN and INT/EXT		±5 mA
Continuous total dissination		See Dissination Pating Table
		. See Dissipation Rating Table
Operating free-air temperature range, T_{A^2}	C suffix	
Operating free-air temperature range, T_A :	C suffix	
Operating free-air temperature range, T_A	C suffix I suffix Q suffix	- 0°C to 70°C 40°C to 85°C 40°C to 125°C
Operating free-air temperature range, T_A :	C suffix I suffix Q suffix M suffix	
Operating free-air temperature range, T_A : Storage temperature range	: C suffix I suffix Q suffix M suffix	0°C to 70°C -40°C to 85°C -40°C to 125°C -55°C to 125°C -65°C to 150°C
Operating free-air temperature range, T_A : Storage temperature range	: C suffix I suffix Q suffix M suffix ckage	0°C to 70°C -40°C to 85°C -40°C to 125°C -55°C to 125°C -55°C to 150°C 260°C
Storage temperature range Case temperature for 60 seconds: FK par Lead temperature 1,6 mm (1/16 inch) from	: C suffix I suffix Q suffix M suffix ckage m case for 10 seconds: D, N, or P pa	0°C to 70°C -40°C to 85°C -40°C to 125°C -55°C to 125°C -55°C to 125°C -65°C to 150°C 260°C 260°C
Storage temperature range Case temperature for 60 seconds: FK par Lead temperature 1,6 mm (1/16 inch) from Lead temperature 1,6 mm (1/16 inch) from	C suffix I suffix Q suffix M suffix Kage m case for 10 seconds: D, N, or P pa m case for 60 seconds: J or JG pack	0°C to 70°C -40°C to 85°C -40°C to 125°C -55°C to 125°C -55°C to 150°C 260°C ackage 260°C age 300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VDD+ and VDD-.

2. Differential voltages are at IN+ with respect to IN-.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D (8 pin)	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
D (14 pin)	950 mW 🔬 💎	7.6 mW/°C	608 mW	494 mW	190 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW

recommended operating conditions

recommended operating	condit	SUFFIX	100	SUFFIX	Q	SUFFIX	M	SUFFIX	<u>FW</u>
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD\pm}	±2.3	±8	±2.3	±8	±2.3	±8	±2.3	±8	V
Common-mode input voltage, VIC	V _{DD} -	V _{DD+} -2.3	V						
Clock input voltage	V _{DD} -	V _{DD-} +5	V						
Operating free-air temperature, TA	0	70	-40	85	-40	125	-55	125	°C

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

MM.		TEAT COMPLETIONS		Т	LC26540	5		_C2654A	C	
	PARAMETER	TEST CONDITIONS	TAT	MIN	TYP	MAX	MIN	TYP	МАХ	
M	Input offset voltage	A NWW.IO	25°C	N	5	20	W.r.	4	10	TN.
VIO	(see Note 4)	W.10	Full range	<i>V.L</i> .	đ	34	NIN.	100 -	24	μv
ανιο	Temperature coefficient of input offset voltage	WWW WWW	Full range	M.T.	0.01	0.05	WW	0.01	0.05	μV/°C
	Input offset voltage long-term drift (see Note 5)	$V_{IC} = 0, \qquad R_S = 50 \ \Omega$	25°C	O_{M^*}	0.003	0.06	WW	0.003	0.02	μV/mo
	CON	WW WT	25°C		30	60	NN.	30	60	
١O	input onset current	1.1	Full range	CON	- N	150	W	NN.	150	СрА
1	1001.	M.TW W	25°C		50	60		50	60	$c0^{N_1}$
IΒ	input bias current	W WILM	Full range	Y	T.M.	150	N		150	рА
VICR	Common-mode input voltage range	R _S = 50 Ω	Full range	-5 to 2.7	OM.I	W.	-5 to 2.7	MM	N.100	V O
. <i>.</i>	Maximum positive peak		25°C	4.7	4.8		4.7	4.8	M.r.	N.C.
VOM+	output voltage swing	$R_{L} = 10 \text{ k}\Omega$, See Note 6	Full range	4.7	. col	1.1	4.7		NW.	0 V
M	Maximum negative peak		25°C	-4.7	-4.9	VI.TV	-4.7	-4.9		1002.
VOM−	output voltage swing	$R_{L} = 10 \text{ k}\Omega$, See Note 6	Full range	-4.7	N.Co	71	-4.7	1	14	TOOL
A. (5)	Large-signal differential	$V_{0} = \pm 4 V$ $P_{1} = 10 kO$	25°C	120	155	<u>J</u> Mr.	135	155	WW	dB
AVD	voltage amplification	$V_0 = \pm 4 V, K_1 = 10 K_{22}$	Full range	120	JU -	·Mo	130		In	UD UD
	Internal chopping frequency	100Y.COM.TW	25°C	WW.	10	CON		10		kHz
	Clamp on state surrent	D. 100 kg	25°C	25	1.100	1 CO	25	s.	-	
	Clamp on-state current	RL = 100 ksz	Full range	25	N.100	С	25			μΑ
		Vo - AVto AV	25°C	Z	-110	100	LIA	N.	100	-
		$v_0 = -4 v t_0 4 v$	Full range	VV	M	100	0.05	W	100	PA
	Common-mode rejection	V _O = 0,	25°C	105	125		110	125		WW
CMRR	ratio	$V_{IC} = V_{ICR}min,$ $R_S = 50 \Omega$	Full range	105	WW.	100	110	1.1	[dB
	Supply voltage rejection	$V_{DD+} = \pm 2.3 V \text{ to } \pm 8 V.$	25°C	110	125	1.100	110	125	≪ 1	
^K SVR	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_0 = 0$, $R_S = 50 \Omega$	Full range	110	M. A.	N100	110	M.T		d dB
1	Cumply current	No. No.	25°C		1.5	2.4	N.C.	1.5	2.4	
סטי	Supply current	$v_{O} = 0$, No load	Full range		VIX	2.5	N.	On-	2.5	mA .

electrical characteristics at specified free-air temperature, $V_{DD\pm} = \pm 5 V$ (unless otherwise noted)

[†]Full range is 0°C to 70°C.

NOTES: 4. This parameter is not production tested full range. Thermocouple effects preclude measurement of the actual V_{IO} of these devices in high-speed automated testing. V_{IO} is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.

5. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}$ C extrapolated to $T_A = 25^{\circ}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

6. Output clamp is not connected.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

-										
Z		TEST	1001	TLA	C2654	C 1	TL	C2654A	C	5.2
	PARAMETER	CONDITIONS	IAI C	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
0.0	David The COM.	W	25°C	1.5	2		1.5	2	V.C	NIL 5
SR+	Positive siew rate at unity gain	$V_0 = \pm 2.3 V$,	Full range	1.3	L.		1.3	W.In	-16	V/μs
C D	Negative class rate at unity rain	$R_{L} = 10 \text{ k}\Omega_{2},$ $C_{L} = 100 \text{ pF}$	25°C	2.3	3.7		2.3	3.7	<i>101.</i>	Mus
3K-	Negative siew rate at unity gain	W W	Full range	1.7	VT.		1.7		100Y.	v/μs
V	Equivalent input noise voltage	f = 10 Hz	2500		47	N	1	47	75	
۷n	(see Note 7)	f = 1 kHz	25%		13			13	20	nv/√Hz
Maria	Peak-to-peak equivalent input	f = 0 to 1 Hz	2500	01.	0.5			0.5	N.100	
VN(PP)	noise voltage	f = 0 to 10 Hz	250	ony.C	1.5	WT		1.5	11	μν
I _n	Equivalent input noise current	f = 10 kHz	25°C		0.004	A M		0.004	W.,	pA/√Hz
	Gain-bandwidth product	f = 10 kHz, R _L = 10 kΩ, C _L = 100 pF	25°C	V.1007	1.9	M.TV		1.9	WW.	MHz
[¢] m	Phase margin at unity gain	$R_L = 10 k\Omega,$ C _I = 100 pF	25°C	N.100	48°	OW.	N .	48°	WW	1.700

operating characteristics at specified free-air temperature, $V_{DD\pm} = \pm 5 V$

[†]Full range is 0°C to 70°C.

NOTE 7: This parameter is tested on a sample basis for the TLC2654A. For other test requirements, please contact the factory. This statement has no bearing on testing or nontesting of other parameters.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

MM.	DADAMETER	TEAT CONDITIONS	+\\.		LC2654		N 10	LC2654/	4 A.	
	PARAMETER	TEST CONDITIONS	CA1	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vie	Input offset voltage	WW.Iv	25°C	In	5	20	14.5	4	10	
۷IO	(see Note 4)	W.10	Full range	U.	đ	40	AV.	00-1	30	μv
αΛΙΟ	Temperature coefficient of input offset voltage	WWWW W	Full range	M.T	0.01	0.05	NWN	0.01	0.05	μV/°C
	Input offset voltage long-term drift (see Note 5)	$V_{IC} = 0, \qquad R_S = 50 \ \Omega$	25°C	O_{NT}	0.003	0.06	WW	0.003	0.02	μV/mo
li o	Input offect ourrent	WW WT	25°C		30	60	N	30	60	
ΟI	input onset current	M.L. W	Full range	CON	- N	200		MM.	200	ОРА
lun.	Input biog ourrept	M.TV	25°C	- c0	50	60		50	60	
ΊΒ	input bias current	W WILL	Full range	Y.U.	T.M.	200			200	рА
VICR	Common-mode input voltage range	R _S = 50 Ω	Full range	-5 to 2.7	OM.I	WT.	-5 to 2.7	MM	N.100	vo
	Maximum positive peak	D 4010 Out Note 0	25°C	4.7	4.8	WT.	4.7	4.8		NY.C
VOM+	output voltage swing	$R_{L} = 10 \text{ k}\Omega$, See Note 6	Full range	4.7			4.7	-	NN's	V V
N/	Maximum negative peak		25°C	-4.7	-4.9	M.I.	-4.7	-4.9	W	100 -
VOM−	output voltage swing	$R_L = 10 \text{ k}\Omega$, See Note 6	Full range	-4.7	Y.C	TIM	-4.7	V		1001
A. (5)	Large-signal differential	$V_{0} = \pm 4 V_{0}$ B ₁ = 10 kO	25°C	120	155		135	155	MW.	dD
AVD	voltage amplification	$VO = \pm 4 V$, $KL = 10 KS2$	Full range	120	~	<u>,0</u> м.	125		WW	uБ
	Internal chopping frequency	1001.COM.TW	25°C	WW.	10	.con	NT N	10	W	kHz
		D. 400 kg	25°C	25		1.CO2	25	N	N	
	Clamp on-state current	$RL = 100 \text{ k}\Omega$	Full range	25	N.100	-100	25	-		μΑ
			25°C	N .	N.10	100	M.		100	
		$v_0 = -4 v t_0 4 v$	Full range	WW	-11	100		TN	100	рА
	Common-mode rejection	V _O = 0,	25°C	105	125	No.	110	125		NN
CMRR	ratio	$V_{IC} = V_{ICR}min,$ $R_S = 50 \Omega$	Full range	105	WW.	100	110	WT.		dB
	Supply voltage rejection	$V_{DD+} = \pm 2.3 V \text{ to } \pm 8 V.$	25°C	110	125	1.70	110	125	N	
KSVR	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_0 = 0$, $R_S = 50 \Omega$	Full range	110	1	N.100	110	DW.		dB
1	Cumply current	No. No. local	25°C		1.5	2.4	01	1.5	2.4	
DD	Supply current	$v_0 = 0$, No load	Full range		NV	2.5	nN.		2.5	

electrical characteristics at specified free-air temperature, V_{DD \pm} = \pm 5 V (unless otherwise noted)

[†]Full range is -40°C to 85°C

NOTES: 4. This parameter is not production tested full range. Thermocouple effects preclude measurement of the actual VIO of these devices in high-speed automated testing. VIO is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.

5. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV. WWW.100Y

6. Output clamp is not connected.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

EXAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

									COF	
	PARAMETER	TEST	TAT	T	LC2654		TL	.C2654/	Al of	LINIT
		CONDITIONS	A.C.	MIN	TYP	MAX	MIN	TYP	MAX	
CD .	Desitive clow rote at unity agin	W	25°C	1.5	2		1.5	2	V.CC	Mus
3R+	Positive siew rate at unity gain	$V_0 = \pm 2.3 V_{,}$	Full range	1.2			1.2	W.10		v/μs
<u>e</u> p	Negative alow rate at upity gain	$R_{L} = 10 \text{ k}\Omega_{2}$, $C_{I} = 100 \text{ pF}$	25°C	2.3	3.7		2.3	3.7	00x.~	Mug
38-	Negative siew rate at unity gain	W W	Full range	1.5	VT.		1.5		100Y.	v/µs
V	Equivalent input noise voltage	f = 10 Hz	2500		47	N	N	47	75	
vn	(see Note 7)	f = 1 kHz	250		13		1	13	20	
Veren	Peak-to-peak equivalent input	f = 0 to 1 Hz	2500	01.0	0.5			0.5	N.100	
VN(PP)	noise voltage	f = 0 to 10 Hz	25.0	NY.C	1.5	WT		1.5	11	μv
I _n	Equivalent input noise current	f = 10 kHz	25°C		0.004	NZ.		0.004	W.	pA/√Hz
	Gain-bandwidth product	f = 10 kHz, R _L = 10 kΩ, C _L = 100 pF	25°C	V.1007	1.9	M.TY		1.9	WW.	MHz
φm	Phase margin at unity gain	R _L = 10 kΩ, C _L = 100 pF	25°C	W.100	48°	0.1.1	W	48°	WW	1.100

operating characteristics at specified free-air temperature, $V_{DD+} = \pm 5 V$

[†]Full range is -40 °C to 85°C.

WW.100Y.COM.T NOTE 7: This parameter is tested on a sample basis for the TLC2654A. For other test requirements, please contact the factory. This statement WWW.100Y.COM.T has no bearing on testing or nontesting of other parameters.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM.T



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, V_{DD \pm} = \pm 5 V (unless otherwise noted)

AM.	PARAMETER	TEST CONDITIONS	TAT	Ţ	LC2654	Q		C2654A	Q M	UNIT
A.M.		W 10	COM	MIN	TYP	MAX	MIN	TYP	MAX	
	Input offset voltage		25°C	NT.N	5	20		4	10	
VIO	(see Note 4)	W WWW.	Full range	17		50		1001	40	μv
ανιο	Temperature coefficient of input offset voltage	IM WWW	Full range	MT	0.01	0.05*	WW	0.01	0.05*	μV/°C
	Input offset voltage long-term drift (see Note 5)	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C	.OM	0.003	0.06*	N V	0.003	0.02*	μV/mo
1	land affect and a	N.T.W W.	25°C	CON	30	60		30	60	·OV.,
١O	Input onset current	WW WY	Full range		VT.N	500	N		500	рА
		W WT	25°C	N.CO	50	60	V	50	60	
чВ	input bias current	ON. I	Full range)	500		WWW	500	рА
VICR	Common-mode input voltage range	R _S = 50 Ω	Full range	-5 to 2.7	CO _W	IN.	-5 to 2.7	WW	N.10	NV V
N/	Maximum positive peak	D 40 kg Oss Note 0	25°C	4.7	4.8	V.L.	4.7	4.8	WIN.	N- (
VOM+	output voltage swing	$R_{L} = 10 \text{ k}\Omega$, See Note 6	Full range	4.7		VI.IV	4.7	N		1001.
	Maximum negative peak	D. 10 kO See Note 6	25°C	-4.7	-4.9	The second	-4.7	-4.9	M.	Y age
VOM−	output voltage swing	$K_{L} = 10 \text{ ksz}, \text{ See Note 6}$	Full range	-4.7	N C	0	-4.7		WW	
A) (D	Large-signal differential	$V_{0} = \pm 4 V_{0} = R_{1} = 10 k_{0}$	25°C	120	155	·Mo	135	155		dB
~vD	voltage amplification	$v_0 = \pm 4 v$, $v_1 = 10 k_{22}$	Full range	120	001.		120		M.	
	Internal chopping frequency	N.100Y.COM.TW	25°C 🔨		10		I.TW	10		kHz
		D. 400 kg	25°C	25	N 100	1.	25			
	Clamp on-state current	R[= 100 k22	Full range	25	110	N.C.	25	N		μА
	Clown off state surrant		25°C	WW	M.r.	100	Ow	W	100	24
		$v_0 = -4 v t_0 4 v$	Full range		NW.	500	-01		500	рА
	Common-mode rejection	V _O = 0,	25°C	105	125	1001.	110	125	ſ	
CMRR	ratio	$V_{IC} = V_{ICR}min,$ $R_S = 50 \Omega$	Full range	105		1.1007	110	W.I.A	<1 ≪1	dB
less an	Supply voltage rejection	$V_{DD+} = \pm 2.3 \text{ V to } \pm 8 \text{ V},$	25°C	110	125	AI 100	110	125		- ID
*SVR	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_0 = 0$, $R_S = 50 \Omega$	Full range	105	MM	1	110			aB
	Supply current	Vo = 0 No lood	25°C		1.5	2.4	N.V.	1.5	2.4	mA
ססי	Supply current	vO = 0, No load	Full range	T		2.5	00 - 1	COM	2.5	

* On products complaint to MIL-STD-883, Class B, this parameter is not production tested.

[†] Full range is -40° to 125° C for Q suffix, -55° to 125° C for M suffix.

NOTES: 4. This parameter is not production tested full range. Thermocouple effects preclude measurement of the actual V_{IO} of these devices in high-speed automated testing. V_{IO} is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.

5. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

6. Output clamp is not connected.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

operating characteristics at specified free-air temperature, $V_{DD\pm}$ = ±5 V

4	PARAMETER	TES	TEST CONDITIONS			TLC2654Q TLC2654M TLC2654AQ TLC2654AQ			UNIT	
	W 1.1001. CONT. IV	N.IOV. COM. 1				MIN	TYP	MAX	OVr.	
	Positivo slow rate at unity gain		10	Or.	25°C	1.5	2	JO 7.	Mus	
31.4	Fositive siew rate at unity gain	Vo - +2 2 V	$P_{\rm L} = 10 \rm kO$	$C_{1} = 100 \text{ pE}$	Full range	1.1		1001.	v/µs	
<u></u>	Negative claw rate at unity gain	$VO = \pm 2.3 V,$	$R_{L} = 10 \text{ ksz},$		25°C	2.3	3.7		N/lug	
3K-	Negative siew rate at unity gain			.100 L CO	Full range	1.3	VW1	1.100	v/μs	
V		f = 10 Hz	N.	11001.	25°C		47	N.100	DV//147	
vn	Equivalent input noise voitage	f = 1 kHz	M.M.	1004.0	25°C		13	11	nV/√Hz	
M	Peak-to-peak equivalent input	f = 0 to 1 Hz	WW	N.Y.C	25°C		0.5	14		
VN(PP)	noise voltage	f = 0 to 10 Hz		W.IOU	25°C	J	1.5	WW.	μv	
In	Equivalent input noise current	f = 1 kHz	A.	100 r.	25°C		0.004	W	pA/√Hz	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 k\Omega$,	C _L = 100 pF	25°C		1.9		MHz	
[¢] m	Phase margin at unity gain	R _L = 10 kΩ,	C _L = 100 pF	WWW.	25°C	W	48°	NN.	100	

NWW.100Y.COM.TW

N.100Y.COM.TW

> WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW



WWW.100

WWW.100Y.COM.

WWW.100X.CO TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED **OPERATIONAL AMPLIFIERS**

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

TYPICAL CHARACTERISTICS

WW.100Y.COM.TW

WWW.100Y.CO

CONTRA

Table of Graphs

	ON.1 WWW.100 F	ONC.	FIGUE
VIO	Input offset voltage	Distribution	2
1001.	Normalized input offset voltage	vs Chopping frequency	3
lio	Input offset current	vs Chopping frequency vs Free-air temperature	4 5
I _{IB}	Input bias current	vs Common-mode input voltage vs Chopping frequency vs Free-air temperature	6 7 8
	Clamp current	vs Output voltage	9
Vом	Maximum peak output voltage swing	vs Output current vs Free-air temperature	10 11
VO(PP)	Maximum peak-to-peak output voltage swing	vs Frequency	12
CMRR	Common-mode rejection ratio	vs Frequency	13
Avd	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	14 15
	Chopping frequency	vs Supply voltage vs Free-air temperature	16 17
IDD	Supply current vs Supply voltage vs Free-air temperature		18 19
IOS	Short-circuit output current	vs Supply voltage vs Free-air temperature	20 21
SR	Slew rate	vs Supply voltage vs Free-air temperature	22 23
	Voltage-follower pulse response	Small signal Large signal	24 25
V _{N(PP)}	Peak-to-peak input noise voltage	vs Chopping frequency	26, 2
Vn	Equivalent input noise voltage	vs Frequency	28
k SVR	Supply voltage rejection ratio	vs Frequency	29
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	30 31
φm	Phase margin	vs Supply voltage vs Load capacitance	32 33
	Phase shift	vs Frequency	14

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

TYPICAL CHARACTERISTICS[†]

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TLC2654, TLC2654A Advanced LinCMOS™ LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

TYPICAL CHARACTERISTICS[†]





TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TYPICAL CHARACTERISTICS[†]







TA



-55°C

T_A = 125°C

10 k

f - Frequency - Hz

Figure 12

100 k



Figure 13



[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



V_{O(PP)} – Maximum Peak-to-Peak Output Voltage – V

10

8

6

4

2

0

100

1 k

 $V_{DD\pm} = \pm 5 V$ $R_L = 10 k\Omega$

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMP RS

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

TYPICAL CHARACTERISTICS[†]





TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TYPICAL CHARACTERISTICS[†]





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TLC2654, TLC2654A Advanced LinCMOS™ LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS020G – NOVEMBER 1988 – REVISED APRIL 2001

TYPICAL CHARACTERISTICS[†]





TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TYPICAL CHARACTERISTICS





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TLC2654, TLC2654A Advanced LinCMOS™ LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

TYPICAL CHARACTERISTICS[†]





SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

APPLICATION INFORMATION

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

capacitor selection and placement

Leakage and dielectric absorption are the two important factors to consider when selecting external capacitors C_{XA} and C_{XB} . Both factors can cause system degradation, negating the performance advantages realized by using the TLC2654.

Degradation from capacitor leakage becomes more apparent with increasing temperatures. Low-leakage capacitors and standoffs are recommended for operation at $T_A = 125^{\circ}$ C. In addition, guard bands are recommended around the capacitor connections on both sides of the printed-circuit board to alleviate problems caused by surface leakage on circuit boards.

Capacitors with high dielectric absorption tend to take several seconds to settle upon application of power, which directly affects input offset voltage. In applications needing fast settling of input voltage, high-quality film capacitors such as mylar, polystyrene, or polypropylene should be used. In other applications, a ceramic or other low-grade capacitor can suffice.

Unlike many choppers available today, the TLC2654 is designed to function with values of C_{XA} and C_{XB} in the range of 0.1 μ F to 1 μ F without degradation to input offset voltage or input noise voltage. These capacitors should be located as close as possible to C_{XA} and C_{XB} and return to either V_{DD-} or C RETURN. On many choppers, connecting these capacitors to V_{DD-} causes degradation in noise performance; this problem is eliminated on the TLC2654.

internal/external clock

The TLC2654 has an internal clock that sets the chopping frequency to a nominal value of 10 kHz. On 8-pin packages, the chopping frequency can only be controlled by the internal clock; however, on all 14-pin packages and the 20-pin FK package the device chopping frequency can be set by the internal clock or controlled externally by use of the INT/EXT and CLK IN. To use the internal 10-kHz clock, no connection is necessary. If external clocking is desired, connect INT/EXT to V_{DD} and the external clock to CLK IN. The external clock trip point is 2.5 V above the negative rail; however, CLK IN can be driven from the negative rail to 5 V above the negative rail. This allows the TLC2654 to be driven directly by 5-V TTL and CMOS logic when operating in the single-supply configuration. If this 5-V level is exceeded, damage could occur to the device unless the current

into CLK IN is limited to ± 5 mA. A divide-by-two frequency divider interfaces with CLK IN and sets the chopping frequency. The chopping frequency appears on CLK OUT.

overload recovery/output clamp

When large differential-input-voltage conditions are applied to the TLC2654, the nulling loop attempts to prevent the output from saturating by driving C_{XA} and C_{XB} to internally-clamped voltage levels. Once the overdrive condition is removed, a period of time is required to allow the built-up charge to dissipate. This time period is defined as overload recovery time (see Figure 34). Typical overload recovery time for the TLC2654 is significantly faster than competitive products; however, this time can be reduced further by use of internal clamp circuitry accessible through CLAMP if required.







APPLICATION INFORMATION

overload recovery/output clamp (continued)

The clamp is a switch that is automatically activated when the output is approximately 1 V from either supply rail. When connected to the inverting input (in parallel with the closed-loop feedback resistor), the closed-loop gain is reduced and the TLC2654 output is prevented from going into saturation. Since the output must source or sink current through the switch (see Figure 9), the maximum output voltage swing is slightly reduced.

thermoelectric effects

To take advantage of the extremely low offset voltage temperature coefficient of the TLC2654, care must be taken to compensate for the thermoelectric effects present when two dissimilar metals are brought into contact with each other (such as device leads being soldered to a printed-circuit board). It is not uncommon for dissimilar metal junctions to produce thermoelectric voltages in the range of several microvolts per degree Celsius (orders of magnitude greater than the 0.01 μ V/°C typical of the TLC2654).

To help minimize thermoelectric effects, pay careful attention to component selection and circuit-board layout. Avoid the use of nonsoldered connections (such as sockets, relays, switches, etc.) in the input signal path. Cancel thermoelectric effects by duplicating the number of components and junctions in each device input. The use of low-thermoelectric-coefficient components, such as wire-wound resistors, is also beneficial.

latch-up avoidance

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC2654 inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques to reduce the chance of latch-up should be used whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltages should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be stunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the supply rails and is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor. The chance of latch-up occurring increases with increasing temperature and supply voltage.

electrostatic-discharge protection

The TLC2654 incorporates internal ESD-protection circuits that prevent functional failures at voltages at or below 2000 V. Care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.

theory of operation

Chopper-stabilized operational amplifiers offer the best dc performance of any monolithic operational amplifier. This superior performance is the result of using two operational amplifiers — a main amplifier and a nulling amplifier – plus oscillator-controlled logic and two external capacitors to create a system that behaves as a single amplifier. With this approach, the TLC2654 achieves submicrovolt input offset voltage, submicrovolt noise voltage, and offset voltage variations with temperature in the nV/°C range.

The TLC2654 on-chip control logic produces two dominant clock phases: a nulling phase and an amplifying phase. The term chopper-stabilized derives from the process of switching between these two clock phases. Figure 35 shows a simplified block diagram of the TLC2654. Switches A and B are make-before-break types.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

APPLICATION INFORMATION

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

theory of operation (continued)

During the nulling phase, switch A is closed, shorting the nulling amplifier inputs together and allowing the nulling amplifier to reduce its own input offset voltage by feeding its output signal back to an inverting input node. Simultaneously, external capacitor C_{XA} stores the nulling potential to allow the offset voltage of the amplifier to remain nulled during the amplifying phase.



Pin numbers shown are for the D (14 pin), J, and N packages.

Figure 35. TLC2654 Simplified Block Diagram

During the amplifying phase, switch B is closed, connecting the output of the nulling amplifier to a noninverting input of the main amplifier. In this configuration, the input offset voltage of the main amplifier is nulled. Also, external capacitor C_{XB} stores the nulling potential to allow the offset voltage of the main amplifier to remain nulled during the next nulling phase.

This continuous chopping process allows offset voltage nulling during variations in time and temperature and over the common-mode input voltage range and power supply range. In addition, because the low-frequency signal path is through both the null and main amplifiers, extremely high gain is achieved.

The low-frequency noise of a chopper amplifier depends on the magnitude of the component noise prior to chopping and the capability of the circuit to reduce this noise while chopping. The use of the Advanced LinCMOS process, with its low-noise analog MOS transistors and patent-pending input stage design, significantly reduces the input noise voltage.

The primary source of nonideal operation in chopper-stabilized amplifiers is error charge from the switches. As charge imbalance accumulates on critical nodes, input offset voltage can increase especially with increasing chopping frequency. This problem has been significantly reduced in the TLC2654 by use of a patent-pending compensation circuit and the Advanced LinCMOS process.

The TLC2654 incorporates a feed-forward design that ensures continuous frequency response. Essentially, the gain magnitude of the nulling amplifier and compensation network crosses unity at the break frequency of the main amplifier. As a result, the high-frequency response of the system is the same as the frequency response of the main amplifier. This approach also ensures that the slewing characteristics remain the same during both the nulling and amplifying phases.

The primary limitation on ac performance is the chopping frequency. As the input signal frequency approaches the chopper's clock frequency, intermodulation (or aliasing) errors result from the mixing of these frequencies. To avoid these error signals, the input frequency must be less than half the clock frequency. Most choppers available today limit the internal chopping frequency to less than 500 Hz in order to eliminate errors due to the charge imbalancing phenomenon mentioned previously. However, to avoid intermodulation errors on a 500-Hz chopper, the input signal frequency must be limited to less than 250 Hz.



APPLICATION INFORMATION

theory of operation (continued)

The TLC2654 removes this restriction on ac performance by using a 10-kHz internal clock frequency. This high chopping frequency allows amplification of input signals up to 5 kHz without errors due to intermodulation and greatly reduces low-frequency noise.

THERMAL INFORMATION

temperature coefficient of input offset voltage

Figure 36 shows the effects of package-included thermal EMF. The TLC2654 can null only the offset voltage within its nulling loop. There are metal-to-metal junctions outside the nulling loop (bonding wires, solder joints, etc.) that produce EMF. In Figure 36, a TLC2654 packaged in a 14-pin plastic package (N package) was placed in an oven at 25°C at t = 0, biased up, and allowed to stabilize. At t = 3 min, the oven was turned on and allowed to rise in temperature to 125°C. As evidenced by the curve, the overall change in input offset voltage with temperature is less than the specified maximum limit of 0.05 μ V/°C.







SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED **OPERATIONAL AMPLIFIERS**

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

MECHANICAL DATA

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- Β.
- This package can be hermetically sealed with a metal lid. The terminals are gold plated. C.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MECHANICAL DATA

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE PACKAGE

14 PIN SHOWN



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.



TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED

OPERATIONAL AMPLIFIERS SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

CERAMIC DUAL-IN-LINE PACKAGE

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

MECHANICAL DATA

JG (R-GDIP-T8)



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- WWW.100Y.COM.TW Index point is provided on cap for terminal identification on press ceramic glass frit seal only. D. WWW.100Y.COM.TW
- Falls within MIL-STD-1835 GDIP1-T8 Ε.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**)



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - WWW.100Y.COM.TW C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED

OPERATIONAL AMPLIFIERS SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

MECHANICAL DATA

P (R-PDIP-T8) PLASTIC DUAL-IN-LINE PACKAGE 0.400 (10,60) 0.355 (9,02) 5 8 0.260 (6,60) 0.240 (6,10) 0 1 4 WWW.100Y.COM 0.070 (1,78) MAX 0.310 (7,87) 0.020 (0,51) MIN 0.290 (7,37) ¢ 0.200 (5,08) MAX Seating Plane 0.125 (3,18) MIN 0.100 (2,54) 0°-15° 0.021 (0,53) 🔶 0.010 (0,25) 🕅 0.015 (0,38) 0.010 (0,25) NOM 4040082/B 03/95

- NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw



WWW.100Y.COM.TW

PACKAGE OPTION ADDENDUM

22-Feb-2005



TEXAS INSTRUMENTS

www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9089502M2A	ACTIVE	LCCC	FK	20	$\mathbf{O1}$	None	POST-PLATE	Level-NC-NC-NC
5962-9089502MCA	ACTIVE	CDIP	J	14	dM.	None	A42 SNPB	Level-NC-NC-NC
5962-9089502MPA	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC
5962-9089504QCA	ACTIVE	CDIP	J.	14	V. G	None	A42 SNPB	Level-NC-NC-NC
5962-9089504QPA	ACTIVE	CDIP	JG	8	×10	None	A42 SNPB	Level-NC-NC-NC
TLC2654AC-8D	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC2654AC-8DR	OBSOLETE	SOIC	D	8	~1	None	Call TI	Call TI
TLC2654ACN	ACTIVE	PDIP	N	14	25	None	Call TI	Call TI
TLC2654ACP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC2654AI-8D	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR Level-1-220C-UNLIM
TLC2654AIP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC2654AMJB	ACTIVE	CDIP	J	14	1	None	A42 SNPB	Level-NC-NC-NC
TLC2654AMJGB	ACTIVE	CDIP	JG	8	11	None	A42 SNPB	Level-NC-NC-NC
TLC2654AQ-8D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM
TLC2654C-14D	OBSOLETE	SOIC	D	14	M.A.	None	Call TI	Call TI
TLC2654C-14DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC2654C-8D	ACTIVE	SOIC	PLI	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC2654C-8DR	ACTIVE	SOIC	COD.	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC2654CN	ACTIVE	PDIP	I.C.N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC2654CP	ACTIVE	PDIP	N.(P)	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC2654I-8D	ACTIVE	SOIC	D D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC2654I-8DR	ACTIVE	SOIC	100 D.	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC2654IN	ACTIVE	PDIP	N N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC2654IP	ACTIVE	PDIP	POT	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC2654MFKB	ACTIVE	LCCC	FK	20	11	None	POST-PLATE	Level-NC-NC-NC
TLC2654MJB	OBSOLETE	CDIP	UNJ .	14	J	None	Call TI	Call TI
TLC2654MJGB	ACTIVE	CDIP	JG	8	01.	None	A42 SNPB	Level-NC-NC-NC
TLC2654Q-8D	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Addendum-Page 1



OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

TEXAS TRUMENTS www.ti.com

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

WW.100Y.COM.T

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw