Http://www.100y.com.tw

- Single- or Dual-Supply Operation
- Wide Range of Supply Voltages 2 V to 18 V
- Very Low Supply Current Drain 0.3 mA Typ at 5 V
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- Built-In ESD Protection
- High Input Impedance . . .  $10^{12} \Omega$  Typ
- Extremely Low Input Bias Current 5 pA Typ
- Ultrastable Low Input Offset Voltage
- Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 μV/Month, Including the First 30 Days
- Common-Mode Input Voltage Range Includes Ground
- Outputs Compatible With TTL, MOS, and CMOS
- Pin-Compatible With LM339

#### description

These quadruple differential comparators are fabricated using LinCMOS<sup>TM</sup> technology and consist of four independent voltage comparators designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 2 V to 18 V. Each device features extremely high input impedance (typically greater than  $10^{12} \Omega$ ), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.


D, J, N		P VIEW		GE
10UT[ 20UT[ 2IN-[ 2IN+[ 1IN-[	3 4 5 6	11 10	40 GN 41N 41N 31N	DUT 1D 1+ 1- 1+
VDD 4 NC 5 2IN - 6 NC 7 2IN + 8 2IN + 8 2IN + 18 2IN + 18 1007 1007 1007 1007 1007 1007 1007 10	(TOI		) 1007 19 18 17 16 15 14 13 13	GND NC 4IN + NC 4IN-

SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

D. J. N. OR PW PACKAGE

NC - No internal connection

symbol (each comparator)



The TLC374 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 1000-V ESD rating using human body model testing. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

The TLC374C is characterized for operation from 0°C to 70°C. The TLC374I is characterized for operation from  $-40^{\circ}$  to  $85^{\circ}$ C. The TLC374M is characterized for operation over full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The TLC374Q is characterized for operation from  $-40^{\circ}$ C to  $125^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated


SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

			AVAILABLE OP	TIONS			
WWW.	S CON	7 W.	PAC	KAGED DEVICES	MWY	1001.00	CHIP
TA	VIO max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
0°C to 70°C	5 mV	TLC374CD	WW- 100	Y TV	TLC374CN	TLC374CPW	TLC374Y
-40°C to 85°C	5 mV	TLC374ID	W.H.	N.COm	TLC374IN	Non-	
-55°C to 125°C	5 mV	TLC374MD	TLC374MFK	TLC374MJ	TLC374MN	WW <u>-</u>	CO <sub>M</sub> .
-40°C to 125°C	5 mV	TLC374QD		M M.	TLC374QN	-100	M

WWW.100Y.COM.TW

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC374CDR).

## equivalent schematic (each comparator)






SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## **TLC374Y chip information**

This chip, when properly assembled, displays characteristics similar to the TLC374C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





#### SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage, VID (see Note 2)	±18 V
Input voltage, V <sub>1</sub>	V
Input voltage range, V <sub>I</sub>	
Output voltage, VO	
Input current, I <sub>1</sub>	±5 mA
Output current, I <sub>O</sub>	
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total power dissipation	
Operating free-air temperature range, T <sub>A</sub> : TLC374C	
	–40°C to 85°C
	–55°C to 125°C
	−40°C to 125°C
Storage temperature range, T <sub>stg</sub>	
Case temperature range for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: D, N, or F	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: J package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended" ..ut N.1001.COM.T WWW.100Y.COM.T implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. WWW.100Y.COM

NOTES: 1. All voltage values except differential voltages are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN -.

3. Short circuits from outputs to V<sub>DD</sub> can cause excessive heating and eventual device destruction.

# DISSIPATION RATING TABLE

	NW.	DIS	SIPATION RAT	TING TABLE	100Y.	IN I
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T <sub>A</sub>	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	500 mW	7.6 mW/°C	84°C	500 mW	494 mW	190 mW
FK	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	269 mW
J	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	269 mW
Ν	500 mW	9.2 mW/°C	95°C	500 mW	500 mW	224 mW
PW	700 mW	5.6 mW/°C	001.	448 mW	N	<u>n r</u> Mos

# recommended operating conditions

	WWW.Look	TLC3	374C	TLC	3741 🚽	TLC3	574M	TLC3	374Q	UNIT
	W.100	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	W 100	3	16	3	16	4	16	3	16	V
	V <sub>DD</sub> = 5 V	0	3.5	0	3.5	0	3.5	0 0	3.5	
Common-mode input voltage, VIC	V <sub>DD</sub> = 10 V	0	8.5	0	8.5	0	8.5	0	8.5	V
Operating free-air temperature, TA	WIN.	0	70	-40	85	-55	125	-40	125	°C

WWW.100 X.COM.T
勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



	PARAMETER	TEST CO	NDITIONS	Tat C	TLC	C374C		TL	C374I		TLC	374M	NN.	UNIT
	PARAMETER	TEST CO	NDITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage		n, See Note 4	25°C	VI.I.	1	5	1	1	5	IN	1	5	mV
۷Ю	niput onset voltage	$V_{IC} = V_{ICR}mir$	i, See Note 4	Full range	COM	N	6.5	NW VI	MAN.	7	WT.	1	10	
li o	Input offset current			25°C	CONT	1		WW.	1	COZ	III	1	NA	pА
10	input onset current			MAX	Mo		0.3		100,	1	M.L		10	nA
	lenut hing summert	7		25°C	1.00	5		NI	5	Y	M.TW	5	N	pА
IΒ	Input bias current			MAX	N.COM	Vn.	0.6	NW		2	WT I		20	nA
	Common-mode input		-	25°C	0 to V <sub>DD</sub> -1	T.I.	N	0 to V <sub>DD</sub> -1	N.1.	00Y.	0 to V <sub>DD</sub> -1	N	~	
VICR	voltage range			Full range	0 to V <sub>DD</sub> -1.5	oM.	W	0 to V <sub>DD</sub> -1.5	WW	1001	0 to V <sub>DD</sub> -1.5			V
	Llink lavel and and and		V <sub>OH</sub> = 5 V	25°C	11001.	0.1	7.1		0.1	v.100	COM	0.1		nA
ЮН	High-level output current	V <sub>ID</sub> = 1 V	V <sub>OH</sub> = 15 V	Full range	1007.		1	-	W.	1	Dr.	NT.	1	μA
				25°C	N. M.	150	400	N	150	400	NY.CO	150	400	
VOL	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 4 \text{ mA}$	Full range	W.Ioo	100	700	-		700	° <sub>~</sub> c0	Mr.	700	mV
IOL	Low-level output current	V <sub>ID</sub> = -1 V,	V <sub>OL</sub> = 1.5 V	25°C	6	16	M	6	16	N.	6	16		mA
	Supply current			25°C 🔨	10	300	600	TW	300	600	11004.0	300	600	
IDD	(four comparators)	V <sub>ID</sub> = 1 V,	No load	Full range	WW.	-1	800	N/	-	800	N.V.		800	μA

# electrical characteristics at specified free-air temperature, $V_{DD} = 5 V$

<sup>†</sup> All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC374C, -40°C to 85°C for TLC374I, and -55°C to 125°C for the TLC374M, and -40°C to 125°C for TLC374Q. MAX is 70°C for TLC374C, 85°C TLC374I, and 125°C for the TLC374M, and 125°C for TLC374Q. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and V<sub>DD</sub>. They can be verified by applying the limit value to the input and checking for the appropriate output state. WW.1001.COI

## switching characteristics, $V_{DD} = 5 V$ , $T_A = 25^{\circ}C$

switching characteristics, $V_{DD} = 5 V$ , $T_{\mu}$	√ = 25°C						
PARAMETER	TEST C	- 1 - 1	TLC374C, TLC374I TLC374M, TLC374Q				
			MIN	TYP	MAX		
Posponeo timo	R <sub>L</sub> connected to 5 V through 5.1 k $\Omega$ ,	100-mV input step with 5-mV overdrive		650			
Response time	$C_L = 15 \text{ pF}^{\ddagger}$ , See Note 5	TTL-level input step		200		ns	

 $^{\ddagger}C_{L}$  includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

LINCMOS<sup>™</sup> QUADRUPLE DIFFERENTIAL COMPARATORS

**FLC374** 

TLC374Q, TLC374Y

SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C (unless otherwise noted)

WWW.100Y.COM.TW

	PARAMETER	TEST CONDITION		TLC374Y			
	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
VIO	Input offset voltage	V <sub>IC</sub> = V <sub>ICR</sub> min, See I	Note 4		1	5	mV
١Ю	Input offset current	VW TINOY.CC	WEA	W.	1	01.0	pА
I <sub>IB</sub>	Input bias current	NWW. LOY	Wn	WW	5	NY.	рА
VICR	Common-mode input voltage range	WW.IV STCC	0	to V <sub>DD</sub> -1	NN.		V
ЮН	High-level output current	V <sub>ID</sub> = 1 V, V <sub>OH</sub>	= 5 V	4.4	0.1	700 .	nA
VOL	Low-level output voltage	$V_{ID} = -1 V$ , $I_{OL} =$	= 4 mA	V	150	400	mV
IOL	Low-level output current	$V_{ID} = -1 V$ , $V_{OL}$	= 1.5 mV	6	16	10	mA
IDD	Supply current (four comparators)	V <sub>ID</sub> =1 V, No lo	ad		300	600	μA

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and V\_\_\_\_\_\_ They can be verified by applying the limit values to the target. between the output and VDD. They can be verified by applying the limit value to the input and checking for the appropriate output state.

# switching characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C

	TEST	ONDITIONS	Т	LC374Y		UNIT
PARAMETER	WWW.COTESTC	ONDITIONS	MIN	TYP	MAX	UNIT
Response time	$R_L$ connected to 5 V through 5.1 k $\Omega$ ,	100-mV input step with 5-mV overdrive	WT	650	W	
	$C_L = 15  pF^{\dagger}$ , See Note 5	TTL-level input step	200		ns	

VWW.100Y.COM WWW.100Y.COM

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> > WWW.100Y.CO

WW.100Y.COM.TW



SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999


## PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC374 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternative for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V<sub>ICR</sub> test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity to the input offset voltage, the output changes state.







SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 2. Test Circuit for Input Offset Voltage Measurement



SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example, 105-mV or 5-mV overdrive, causes the output to change state.



**VOLTAGE WAVEFORMS** 

NOTE A: CL includes probe and jig capacitance.





SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## PRINCIPLES OF OPERATION

## LinCMOS process

LinCMOS process is a linear polysilicon-gate complimentary-MOS process. Primarily designed for singlesupply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Further questions should be directed to the nearest TI field sales office.

## electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g. during board assembly. If a circuit in which one amplifier from a dual operational amplifier is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 4. This circuit can withstand several successive 1-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of TI's ESD-protection circuit is presented on the next page.

All input an output pins of LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 1000 V discharged from a 100-pF capacitor through a 1500- $\Omega$  resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 4. LinCMOS ESD-Protection Schematic



## PRINCIPLES OF OPERATION

#### Input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

#### positive ESD transients

Initial positive charged energy is shunted through Q1 to V<sub>SS</sub>. Q1 turns on when the voltage at the input rises above the voltage on V<sub>DD</sub> by a value equal to the V<sub>EB</sub> of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 as Q1 saturates forces the voltage at the drain and gate of Q2 to exceed its threshold level (V<sub>T</sub> ~ 22 to 26 V) and turn on Q2. The shunted input current through Q1 to V<sub>SS</sub> is now shunted through the n-channel enhancement-type MOSFET Q2 to V<sub>SS</sub>. If the voltage on the input pin continues to rise, the breakdown voltage of d3 is exceeded and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 V to 27 V, which is well below the gate oxide voltage of the circuit to be protected.

#### negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward-biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

#### circuit-design considerations


LinCMOS products are being used in actual circuits environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed  $V_{ICR}$  and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is  $\pm 5$  mA. Figures 5 and 6 show typical characteristics for input voltage vs input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. The input current should be externally limited even through internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limits the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This current is forced into the V<sub>DD</sub> pin and into the device I<sub>DD</sub> or the V<sub>DD</sub> supply through R2 producing the current limiting effects shown in Figure 5. This internal limiting lasts only as long as the input voltage is below the V<sub>T</sub> of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2, and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 7).



SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999




PRINCIPLES OF OPERATION

I - Input Current - mA


<sup>†</sup>The dashed line identifies an area of operation where some degradation of parametric performance may be experienced.

Figure 5



<sup>†</sup>The dashed line identifies an area of operation where some degradation of parametric performance may be experienced.

Figure 6



Positive Voltage Input Current Limit:  $R_{I} = \frac{+V_{I} - V_{DD} - 0.3 V}{5 \text{ mA}}$ Negative Voltage Input Current Limit:  $R_{I} = \frac{-V_{I} - V_{DD} - (0.3 V)}{5 \text{ mA}}$ 

NOTE A: If the correct output state is required when the negative input exceeds VSS, a Schotty clamp is required.

## Figure 7. Typical Input Current-Limiting Configuration for a LinCMOS Comparator




SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

MECHANICAL INFORMATION

# D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

# 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012




SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## **MECHANICAL INFORMATION**

## FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

**28 TERMINAL SHOWN** 



- NOTES: A. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. В.
- WW.100Y.COM.T This package can be hermetically sealed with a metal lid. C.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


ISTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999


## **MECHANICAL INFORMATION**

## J (R-GDIP-T\*\*) **14 PIN SHOWN**

#### **CERAMIC DUAL-IN-LINE PACKAGE**



PINS **	14	16	18	20
A MAX	0.310	0.310	0.310	0.310
	(7,87)	(7,87)	(7,87)	(7,87)
A MIN	0.290	0.290	0.290	0.290
	(7,37)	(7,37)	(7,37)	(7,37)
B MAX	0.785	0.785	0.910	0.975
	(19,94)	(19,94)	(23,10)	(24,77)
B MIN	0.755 (19,18)	0.755 (19,18)	NNN.	0.930 (23,62)
C MAX	0.280	0.300	0.300	0.300
	(7,11)	(7,62)	(7,62)	(7,62)
C MIN	0.245	0.245	0.245	0.245
	(6,22)	(6,22)	(6,22)	(6,22)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- WWW.100Y.COM.TW D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, and GDIP1-T20




SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

## **MECHANICAL INFORMATION**

#### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE





- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - WWW.100Y.COM.TW C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)




SLCS118C - NOVEMBER 1983 - REVISED MARCH 1999

#### **MECHANICAL INFORMATION**

#### PLASTIC SMALL-OUTLINE PACKAGE

## PW (R-PDSO-G\*\*) 14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

.100Y.COM.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated