## 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# TLC7524C, TLC7524E, TLC7524I 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS

OUT1

OUT2 [

GND

DB7

DB6

DB5

DB4

DB3

2

3

4

5

6

7

8

OUT1 OUT1 NC RFB REF

3

5

6

8

DB3 NC

NC-No internal connection

GND

DB7

NC

DB6

DB5

2

1

SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

D, N, OR PW PACKAGE (TOP VIEW)

16

15

14

13

12

11

9

20 19

18

17

16 NC

14

13

DB2

FN PACKAGE (TOP VIEW)

R<sub>FB</sub>

REF

V<sub>DD</sub>

WR

CS

DB0

DB2

VDD

WR

15 CS

DB0

10 DB1

- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Segmented High-Order Bits Ensure Low-Glitch Output
- Interchangeable With Analog Devices AD7524, PMI PM-7524, and Micro Power Systems MP7524
- Fast Control Signaling for Digital Signal-Processor Applications Including Interface With TMS320
- CMOS Technology

KEY PERFORMANCE SPEC	IFICATIONS
Resolution	8 Bits
Linearity error	1/2 LSB Max

Linearity error	1/2 LSB Max
Power dissipation at V <sub>DD</sub> = 5 V	5 mW Max
Setting time	100 ns Max
Propagation delay time	80 ns Max

## description

The TLC7524C, TLC7524E, and TLC7524I are CMOS, 8-bit, digital-to-analog converters (DACs) designed for easy interface to most popular microprocessors.

The devices are 8-bit, multiplying DACs with input latches and load cycles similar to the write cycles of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, which produce the highest glitch impulse. The devices provide accuracy to 1/2 LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5 mW typically.

Featuring operation from a 5-V to 15-V single supply, these devices interface easily to most microprocessor buses or output ports. The 2- or 4-quadrant multiplying makes these devices an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7524C is characterized for operation from 0°C to 70°C. The TLC7524I is characterized for operation from -25°C to 85°C. The TLC7524E is characterized for operation from -40°C to 85°C.

		AVAILABLE OF HON	3				
	WW.	PACKAGE					
Τ <sub>Α</sub>	SMALL OUTLINE PLASTIC DIP (D)	PLASTIC CHIP CARRIER (FN)	PLASTIC DIP (N)	SMALL OUTLINE (PW)			
0°C to 70°C	TLC7524CD	TLC7524CFN	TLC7524CN	TLC7524CPW			
$-25^{\circ}C$ to $85^{\circ}C$	TLC7524ID	TLC7524IFN	TLC7524IN	TLC7524IPW			
-40°C to 85°C	TLC7524ED	TLC7524EFN	TLC7524EN	-			

#### AVAILABLE OPTIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

1

SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

#### functional block diagram





Terminal numbers shown are for the D or N package.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	–0.3 V to 16.5 V
	-0.3 V to V <sub>DD</sub> + 0.3 V
	±25 V
Peak digital input current, I	
Operating free-air temperature range, TA: TLC	C7524C 0°C to 70°C
TLC	C7524I –25°C to 85°C
TLC	C7524E –40°C to 85°C
Case temperature for 10 seconds, T <sub>C</sub> : FN pacl	kage 260°C
	e for 10 seconds: D, N, or PW package 260°C
WWW.Le	N.COM WWWW. ONLOOM TW





SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

#### recommended operating conditions

		V	'DD = 5 \	V	V	DD = 15	V .	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	al always	4.75	5	5.25	14.5	15	15.5	V
Reference voltage, Vref		. c0]1.1	±10		NW.	±10	$c_{0M}$	V
High-level input voltage, VIH	IN W 100	2.4		N.	13.5	700	c01	V
Low-level input voltage, VIL	TW WW	Tre-V.YO	1	0.8		1 1009	1.5	V
CS setup time, t <sub>SU(CS)</sub>		40	W		40	1	N.CU	ns
CS hold time, th(CS)		0/0			0	N.100	SI C	ns
Data bus input setup time, t <sub>Su(D)</sub>	M.TW WT.	25	.T.v.		25	1.10	U	ns
Data bus input hold time, th(D)	WWW WWW	10	WTN		10		001.	ns
Pulse duration, WR low, tw(WR)	ONT. WW	40	17	N	40	4 M.	100Y	ns
N. 100	TLC7524C	0	DVr.	70	0	WW	70	1.CO
Operating free-air temperature, TA	TLC7524I	-25	ON.	85	-25		85	°C
	TLC7524E	-40	- 1	85	-40	Mr.	85	

#### electrical characteristics over recommended operating free-air temperature range, $V_{ref} = \pm 10 V$ , OUT1 and OUT2 at GND (unless otherwise noted) WN.100

	DADAMETED	1005	TEST CONDITIONS	V	DD = 5	V	V	D = 15	LINIT	
	PARAMETER		TEST CONDITIONS	MIN	TYP	МАХ	MIN	TYP	MAX	UNIT
Ιн	High-level input curre	ent	$V_{I} = V_{DD}$	11.10	~1	0 10	- M		10	μA
۱ <sub>IL</sub>	Low-level input curre	nt	V <sub>1</sub> = 0	M.17		-10	-10		-10	μA
I	Output leakage	OUT1	DB0–DB7 at 0 V, WR, CS at 0 V, V <sub>ref</sub> = ±10 V	WW	1001	±400	I.TV	N	±200	WW.
likg	current	OUT2	DB0–DB7 at V <sub>DD</sub> , $\overline{WR}$ , $\overline{CS}$ at 0 V, V <sub>ref</sub> = ±10 V	WWV	1.100	±400		N	±200	nA
	Cumply summark	Quiescent	DB0–DB7 at VIHmin or VILmax	WW	NA	1	UT	WT	2	mA
IDD	Supply current	Standby	DB0–DB7 at 0 V or V <sub>DD</sub>		1.17	500	CONT	- N	500	μA
ksvs	Supply voltage sensitivity, S $\Delta gain/\Delta V_{DD}$		$\Delta V_{DD} = \pm 10\%$	W	0.01	0.16	.cov	0.005	0.04	%FSR/%
Ci	Input capacitance, DB0–DB7, WR, CS	1	V <sub>1</sub> = 0		NWN	5	Y.CO	M.T	5	pF
		OUT1			AM.	30	01.0	A	30	
~		OUT2	DB0–DB7 at 0 V, $\overline{WR}$ , $\overline{CS}$ at 0 V		W	120	N.V.	JOH -	120	
Co	Output capacitance	OUT1				120		CON	120	pF
		OUT2	DB0–DB7 at $V_{DD}$ , $\overline{WR}$ , $\overline{CS}$ at 0 V	30		30	30		30	
	Reference input impedance (REF to GND)		WWW.100Y.COM.T	5		20	5		20	kΩ




SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### operating characteristics over recommended operating free-air temperature range, V<sub>ref</sub> = ±10 V, OUT1 and OUT2 at GND (unless otherwise noted)

NNN COM	TEST CONDITIONS	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 15 V			12.2.1
PARAMETER	TEST CONDITIONS	MIN TYP MAX		MIN TYP MAX		MAX	UNIT	
Linearity error		- 001	1.1	±0.5		V.W.	±0.5	LSB
Gain error	See Note 1		M.T.Y	±2.5	N.	A	±2.5	LSB
Settling time (to 1/2 LSB)	See Note 2	N.Co	T	100	Z.	14	100	ns
Propagation delay from digital input to 90% of final analog output current	See Note 2	ov.C	·W.	80		WWV	80	ns
Feedthrough at OUT1 or OUT2	$\frac{\text{Vref} = \pm 10 \text{ V} (100\text{-kHz sinewave})}{\text{WR} \text{ and } \text{CS} \text{ at } 0 \text{ V}, \text{DB0-DB7 at } 0 \text{ V}}$	100X.	coM	0.5		N N	0.5	%FSR
Temperature coefficient of gain	$T_A = 25^{\circ}C$ to MAX	700 -	±0.004	1.1		±0.001	.WIR.	%FSR/°C

#### operating sequence





特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## TLC7524C, TLC7524E, TLC7524I 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS

SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

## **PRINCIPLES OF OPERATION**

#### voltage-mode operation

It is possible to operate the current-multiplying DAC in these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure 1 is an example of a current-multiplying DAC, which is operated in voltage mode.




Figure 1. Voltage Mode Operation

The relationship between the fixed-input voltage and the analog-output voltage is given by the following equation:

$$V_{\rm O} = V_{\rm I} \, ({\rm D}/256)$$

١

where

 $V_{O}$  = analog output voltage  $V_{I}$  = fixed input voltage = digital input code converted to decimal D

PARAMETER	2	N CONT.	TEST CO	NDITIONS	V.COM	MIN	MAX	UNIT
inearity error at REF	W.10	V <sub>DD</sub> = 5 V,	OUT1 = 2.5 V,	OUT2 at GND,	T <sub>A</sub> = 25°C		1	LSB



SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## PRINCIPLES OF OPERATION

The TLC7524C, TLC7524E, and TLC7524I are 8-bit multiplying DACs consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary-weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded. These decoded bits, through a modification in the R-2R ladder, control three equally-weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 2. With all digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2. The current source I/256 represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source  $I_{lkg}$  represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30 pF maximum) appears at OUT2 and the on-state switch capacitance (120 pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 2. Analysis of the circuit for all digital inputs high is similar to Figure 2; however, in this case,  $I_{ref}$  would be switched to OUT1.

The DAC on these devices interfaces to a microprocessor through the data bus and the  $\overline{CS}$  and  $\overline{WR}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, analog output on these devices responds to the data activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0–DB7 inputs are latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figure 3 and Figure 4. Table 1 and Table 2 summarize input coding for unipolar and bipolar operation respectively.




Figure 2. TLC7524 Equivalent Circuit With All Digital Inputs Low









SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

## PRINCIPLES OF OPERATION



NOTES: A. R<sub>A</sub> and R<sub>B</sub> used only if gain adjustment is required.
B. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.





NOTES: A. R<sub>A</sub> and R<sub>B</sub> used only if gain adjustment is required. B. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 4. Bipolar Operation (4-Quadrant Operation)

Table 1.	Unipolar	Binary	Code
	ompoidi	Dinary	0040

drant Op	eration
Table 2.	Bipolar (Offset Binary) Code

DIGITAL (see N	₋ INPUT lote 3)	ANALOG OUTPUT
MSB	LSB	WWW.
1111	1111	-V <sub>ref</sub> (255/256)
1000	0001	-V <sub>ref</sub> (129/256)
1000	0000	$-V_{ref}$ (128/256) = $-V_{ref}/2$
0111	1111	-V <sub>ref</sub> (127/256)
0000	0001	-V <sub>ref</sub> (1/256)
0000	0000	0

		A.7.4.1.1		
DIGITAL I	<b>NPUT</b>	N.Y.	-1 CONF	

(see Note 4)		ANALOG OUTPUT	
MSB	LSB	A MONTON	
11111111		V <sub>ref</sub> (127/128)	
10000001		V <sub>ref</sub> (1/128)	
10000000		0	
01111111		-V <sub>ref</sub> (1/128)	
0000001		–V <sub>ref</sub> (127/128)	
00000000		-V <sub>ref</sub>	

NOTE 3: LSB = 1/256 (V<sub>ref</sub>)

NOTE 4: LSB = 1/128 (V<sub>ref</sub>)





SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

PRINCIPLES OF OPERATION

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### microprocessor interfaces








Figure 6. TLC7524 – 6800 Interface




SLAS061C - SEPTEMBER 1986 - REVISED NOVEMBER 1998

HOY.COM.TW

100X.COM.TW

## **PRINCIPLES OF OPERATION**



# WWW.100Y.C microprocessor interfaces (continued)

WW.100X.COM.TW



WWW.100Y.C

WWW.100Y.COM.TW

胜特力电子(上海) 胜特力电子(深圳)	886-3-5753170 86-21-54151736 86-755-83298787 . 100y. com. tw	M.TW DM.TW COM.TW
COM.TW	WWW.100 WWW.100	R.COM.T.

WWW.100Y.COM.TW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated