特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

## TLC3704, TLC3704Q QUAD MICROPOWER LINCMOS™ VOLTAGE COMPARATORS

SLCS117B - NOVEMBER 1986 - REVISED JANUARY 2002


- **Push-Pull CMOS Output Drives Capacitive** Loads Without Pullup Resistor,  $I_0 = \pm 8 \text{ mA}$
- Very Low Power . . . 200 μW Typ at 5 V
- Fast Response Time . . . t<sub>PLH</sub> = 2.7 μs Typ With 5-mV Overdrive
- Single Supply Operation . . . 3 V to 16 V TLC3704M . . . 4 V to 16 V
- **On-Chip ESD Protection**

#### description

The TLC3704 consists of four independent micropower voltage comparators designed to operate from a single supply and be compatible with modern HCMOS logic systems. They are functionally similar to the LM339 but use 1/20th the power for similar response times. The push-pull CMOS output stage drives capacitive loads directly without a power-consuming pullup resistor to achieve the stated response time. Eliminating the pullup resistor not only reduces power dissipation, but also saves board space and component cost. The output stage is also fully compatible with TTL requirements.


Texas Instruments LinCMOS™ process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS process offers extremely stable input offset voltages with large differential input voltages. This characteristic makes it possible to build reliable CMOS comparators.


The TLC3704C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TLC3704I is characterized for operation over the extended industrial temperature range of – 40°C to 85°C. The TLC3704M is characterized for operation over the full military temperature range of - 55°C to 125°C. The TLC3704Q is characterized for operation from 40°C to 125°C.



**PW PACKAGE** 


#### (TOP VIEW) □ 30UT 13 12 11 10





NC - No internal connection

#### symbol (each comparator)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated.



### TLC3704, TLC3704Q QUAD MICROPOWER LINCMOS™ VOLTAGE COMPARATORS

SLCS117B - NOVEMBER 1986 - REVISED JANUARY 2002

勝特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw

#### **AVAILABLE OPTIONS**

MMM	V.COMP	TW WY	MAN.	PACKAGE	MM	NY.CO TITY
TA	V <sub>IO</sub> max at 25°C	SMALL OUTLINE (D)	CERAMIC (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)
0°C to 70°C	5 mV	TLC3704CD	171 - 100X		TLC3704CN	TLC3704CPW
– 40°C to 85°C	5 mV	TLC3704ID	WW. Page	COM	TLC3704IN	TLC3704IPW
– 55°C to 125°C	5 mV	M.r.	TLC3704MFK	TLC3704MJ	- WW	1.100 × COM
– 40°C to 125°C	5 mV	MITI	100	TLC3704QJ		W.100 = COI

The D and PW packages are available taped and reeled. Add R suffix to the device type (e.g., TLC3704CDR).

#### functional block diagram (each comparator)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> (see Note 1)	– 0.3 V to 18 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage range, V <sub>I</sub>	
Output voltage range, VO	– 0.3 to V <sub>DD</sub>
Input current, I <sub>1</sub>	± 5 mA
Output current, IO (each output)	± 20 mA
Total supply current into V <sub>DD</sub>	40 mA
Total current out of GND	60 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TLC3704C	
TLC3704I	
TLC3704M	
TLC3704Q	
Storage temperature range	– 65°C to 150°C
Case temperature for 60 seconds: FK package	26000
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N packated temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	ge 260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117B - NOVEMBER 1986 - REVISED JANUARY 2002

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J 100	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	N/A
PW	675 mW	5.4 mW/°C	432 mW	351 mW	N/A

#### recommended operating conditions

MAM. OUT CO. TA MAM. 100 Y. CO. TA		TLC3704	4C	444
	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	3	5	16	$C\Lambda_{Z_1}$
Common-mode input voltage, V <sub>IC</sub>	- 0.2	1	V <sub>DD</sub> – 1.5	V
High-level output current, IOH	LN	Al A	- 20	mA
Low-level output current, IOL	TW	W	20	mA
Operating free-air temperature, T <sub>A</sub>	0	< X	70	°C

# electrical characteristics at specified operating free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	DADAMETER N. TO	DATE.	COI	TLC	3704C	WWW	118117
	PARAMETER	TEST CONDITIONS†	100 TA	MIN	TYP	MAX	UNIT
\	100X-c	V <sub>DD</sub> = 5 V to 10 V,	25°C	M.I.M.	1.2	5	~XI,1
VIO	Input offset voltage	V <sub>IC</sub> = V <sub>ICR</sub> min, See Note 3	0°C to 70°C	TI		6.5	mV
li o	Input offset current	V:0 = 2.5 V	25°C	Olym	1	11	pA
ΙO	input onset current	V <sub>IC</sub> = 2.5 V	70°C	$CO_{M^{-1}}$	- <b>*</b> 1	0.3	nA
	hand bing summer NVV	V 25V	25°C	T.Mo.	5		pA
lΒ	Input bias current	V <sub>IC</sub> = 2.5 V	70°C	Y.Co.	TW	0.6	nA
.,	MAMY	OY.COM.TW	25°C	0 to V <sub>DD</sub> – 1	WT.		WY
VICR	Common-mode input voltage range	LOOY.COM.TW	0°C to 70°C	0 to V <sub>DD</sub> – 1.5	M.T.V	N	V
	W	* 100 r. CM: I.	25°C	700 .	84	-1	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$	70°C	100X.	84	1.44	dB
		IN. TO ON COMME	0°C	" OUT!	84	TW	
		M.In. COM.	25°C	W.In	85	TIN	
ksvr	Supply-voltage rejection ratio	V <sub>DD</sub> = 5 V to 10 V	70°C	W.100 -	85	1	dB
		THE TOOK CONTINUE	0°C	100	85	M.T.V	
. ,		SINN, TON CONTRACT	25°C (	4.5	4.7		Ø .,
VOH	High-level output voltage	$V_{ID} = 1 V$ , $I_{OH} = -4 \text{ mA}$	70°C	4.3	N.C	Olar	V
\ /	Laurelaurelauren	W TANADO TO COMA	25°C	W.W.1	210	300	\
VOL	Low-level output voltage	$V_{ID} = -1 V$ , $I_{OH} = 4 \text{ mA}$	70°C	11.		375	mV
1	Complete support (all favor against the complete support to the complete suppo	Outside Issue Nie Is- d	25°C		35	80	^
IDD	Supply current (all four comparators)	Outputs low, No load	0°C to 70°C			100	μΑ

<sup>&</sup>lt;sup>†</sup> All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



## TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117B - NOVEMBER 1986 - REVISED JANUARY 2002

#### recommended operating conditions

WW. 100X.CO.ILTW	W. 1007.0 CM.TW	1	TLC37	041	LINUT
		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	MAN TO COMP.	3	5	16	V
Common-mode input voltage, V <sub>IC</sub>	W. Too S. COM.	-0.2	WW	V <sub>DD</sub> – 1.5	V
High-level output current, IOH	W. 100x. OW.TW		V 1	- 20	mA
Low-level output current, IOL	WWW.		MAN.	20	mA
Operating free-air temperature, TA	MAN. TO COMP.	- 40	WW	85	_O∘C

# electrical characteristics at specified operating free-air temperature, $V_{DD}$ = 5 V, $V_{IC}$ = 0 (unless otherwise noted)

	PARAMETER	TO SIN W.	LOOY.CU	TLC	C3704I	4	UNIT
	PARAMETER	TEST CONDITIONS	TAOM	MIN	TYP	MAX	UNII
V	Input offset voltage	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	25°C	1.1.	1.2	5	100
VIO	Input offset voltage	V <sub>IC</sub> = V <sub>ICR</sub> min, See Note 3	-40°C to 85°C	III		7	m۷
1	Input offset current	V <sub>IC</sub> = 2.5 V	25°C	W	1	MW	pA
lo	input onset current	ν <sub>1</sub> C = 2.5 ν	85°C	MI		1	nA
1	Input high gurrant	Via 25V	25°C	W.I.	5		pA
ΙΒ	Input bias current	V <sub>IC</sub> = 2.5 V	85°C	TIME		2	nA
\	WWW.2	Y.COM.TW	25°C	0 to V <sub>DD</sub> – 1	N	N.	V
VICR	Common-mode input voltage range	OY.COM.TW	-40°C to 85°C	0 to V <sub>DD</sub> – 1.5	TW.		
	W.	ing, COM.	25°C	-1 COM	84		- 11
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min	85°C		84		dB
		. TY	-40°C	101.00	83		W
	TIW.	W. La COMP.	25°C	ON.CO	85	N	
ksvr	Supply-voltage rejection ratio	V <sub>DD</sub> = 5 V to 10 V	85°C	Joo of Co	85	XX	dB
		100Y.COM.TW	-40°C	1.100 .	83	1.	
\/a	High level output voltage	Vin = 1 V	25°C	4.5	4.7	IW	V
VOH	High-level output voltage	$V_{ID} = 1 V$ , $I_{OH} = -4 \text{ mA}$	85°C	4.3	Com	TW	V
\/a:	Low lovel output voltage	Vin = 1 V	25°C	M.Io.	210	300	√ mV
VOL	Low-level output voltage	$V_{ID} = -1 V$ , $I_{OH} = 4 \text{ mA}$	85°C	-11.100	- c0	400	IIIV
<u> </u>	Supply current (all four comparators)	Outputs low, No load	25°C	100	35	80	^
IDD	Supply current (all four comparators)	Outputs low, No load	-40°C to 85°C	TWW.	NY.C	125	μΑ

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW.100Y.COM.TW

#### recommended operating conditions

WW. TOOY.CO.T.TW	WW. TIOOY.C OM.TW	N TAN	TLC370	04M	UNIT
		MIN	NOM	MAX	UNII
Supply voltage, V <sub>DD</sub>	MAN, TO COMP.	4	5	16	V
Common-mode input voltage, V <sub>IC</sub>	M. Jun . COM.	0	N.Inc	V <sub>DD</sub> – 1.5	V
High-level output current, IOH	W. 100x. OM.TW	W	M.10	- 20	mA
Low-level output current, IOL	WWW. 100Y.Co. ITW	A.A.	-11	20	mA
Operating free-air temperature, TA	MMM.10 OV.COM	- 55	MAIN	125	°C
M. TOO T. COMIT.	TAW. In COM.	1	WW	Too of C	$O_{Mr}$ .

# electrical characteristics at specified operating free-air temperature, $V_{DD}$ = 5 V, $V_{IC}$ = 0 (unless otherwise noted)

	DARAMETER	W	WWW.	COLTAN	TLC	3704M	YOUN	UNIT
	PARAMETER	TEST CO	ONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
\/	Input offset voltage	$V_{DD} = 5 \text{ V to } 10$	0 V,	25°C	. 7	1.2	5	mV
VIO	Input offset voltage	V <sub>IC</sub> = V <sub>ICR</sub> min	, See Note 3	-55°C to 125°C		Ma.	10	IIIV
l. a	Input offset current	V <sub>IC</sub> = 2.5 V	WWW.	25°C	V	1	44.	pΑ
IO	input onset current	VIC = 2.3 V	WW.	125°C	-XX	***	15	nA
lı.s.	Input bias current	V <sub>IC</sub> = 2.5 V	W	25°C	1.	5	Wire	pA
ΙΒ	input bias current	VIC = 2.5 V	MM	125°C	TW	1	30	nA
\\	MMM.3	OM.TW	WWW	25°C	0 to V <sub>DD</sub> – 1	4	WW	W.100
VICR	Common-mode input voltage range	COM.TW		-55°C to 125°C	0 to V <sub>DD</sub> – 1.5		M.	W.M
	W.100	COM.	=1 -1	25°C	$O_{M}$	84	- 1	W.
CMRR	Common-mode rejection ratio	VIC = VICRMIN		125°C	OM.I.	83	A	dB
		OY.COM		−55°C	-117	82		
	MW.F.	COM	TW	25°C	Con	85		WW
ksvr	Supply-voltage rejection ratio	$V_{DD} = 5 \text{ V to } 10$	0 V	125°C	A COM	85		dB
		1007.		−55°C	CON	82	,	
	High level cutout valtage	V-004V	4 4 4	25°C	4.5	4.7		V
VOH	High-level output voltage	V <sub>ID</sub> = 1 V,	$I_{OH} = -4 \text{ mA}$	125°C	4.2		N	V
	Lave lavel autout valtage	W. AVIC	OM:	25°C	TOO ST CO	210	300	\/ 1
VOL	Low-level output voltage	$V_{ID} = -1 V$ ,	I <sub>OH</sub> = 4 mA	125°C	100 .	OM:	500	mV
l	Supply ourrent (all four comporators)	Outputa law	No load	25°C	1100Y.	35	80	
IDD	Supply current (all four comparators)	Outputs low,	INO IOAU	-55°C to 125°C	W.	Cor	175	μΑ

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



## TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117B - NOVEMBER 1986 - REVISED JANUARY 2002

#### recommended operating conditions

WW. 100Y. COLLEN	WW. TIOOY.	W	TLC370	04Q	LINIT
		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	MAN TO COM	3	5	16	V
Common-mode input voltage, V <sub>IC</sub>	COM.	-0.2	WW	V <sub>DD</sub> – 1.5	V
High-level output current, IOH	W. 31 1001.		V 1	- 20	mA
Low-level output current, IOL	WWW. 100Y.Co. TW		MAA	20	mA
Operating free-air temperature, TA	MAN COM	- 40	WW	125	.C∘C

# electrical characteristics at specified operating free-air temperature, $V_{DD}$ = 5 V, $V_{IC}$ = 0 (unless otherwise noted)

	DADAMETER	ON THE PROPERTY OF	. ON COM	TLC3	704Q	4	ON T
	PARAMETER	TEST CONDITIONS	1.10UTA	MIN	TYP	MAX	UNIT
	W. 100x	V <sub>DD</sub> = 5 V to 10 V,	25°C	$M_{i,I}$	1.2	5	700
VIO	Input offset voltage	V <sub>IC</sub> = V <sub>ICR</sub> min, See Note 3	-40°C to 125°C	WILLE	1	7	mV
l. a	Input offset ourront	V:5 - 3 5 V	25°C	UL TW	1 🔻	MM	pA
IO	Input offset current	V <sub>IC</sub> = 2.5 V	125°C	COM		15	nA
1	Innut hing gurrent	V:- 2.5.V	25°C	COM.	5	41	pA
ΙΒ	Input bias current	V <sub>IC</sub> = 2.5 V	125°C	. TW		30	nA
V/	Common-mode input voltage	COM	25°C	0 to V <sub>DD</sub> – 1	N	V	MA
VICR	range	John COM:	-40°C to 125°C	0 to V <sub>DD</sub> – 1.5	XX		V
	W	V 1001.	25°C	0. COM:	84		
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min	125°C	001.00	83		dB
		N. To COM.	−40°C	ON CO.	83		
	41	M.Ing. COM.	25°C	To CON	85		11/
ksvr	Supply-voltage rejection ratio	V <sub>DD</sub> = 5 V to 10 V	125°C	1.100	85	-1	dB
		TW TW	−40°C	1007.	83		
	I Pade Javest and and and and	MINITURY CONTRACTOR	25°C	4.5	4.7	V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
VOH	High-level output voltage	$V_{ID} = 1 \text{ V}, \qquad I_{OH} = -4 \text{ mA}$	125°C	4.2	OMr.	XX	V
.,	Lave lavel autout valtage	W 34400 1 3344	25°C	7W.100 x	210	300	\/
VOL	Low-level output voltage	$V_{ID} = -1 V$ , $I_{OH} = 4 \text{ mA}$	125°C	1007		500	mV
l	Supply current (all four	Outpute law No local	25°C	1111	35	80	
IDD	comparators)	Outputs low, No load	-40°C to 125°C	TINN.I	A CO	175	μΑ

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



#### switching characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C

WW.100Y.COM.TW

	PARAMETER	100 Y. CTES	ST CONDITIONS			TLC3704C, TLC3704I TLC3704M, TLC3704Q		
	Propagation delay time, low-to-high-level output <sup>†</sup>	NITON TO CO	M.1	MIN	TYP	MAX	- XX	
W	W.T.	M.1001.	Overdrive = 2 mV	- TVV.1	4.5	COM	, I.	
		1007.0	Overdrive = 5 mV	N. A.	2.7		LIN	
<b>.</b>	Propagation delay time, low to high lovel output	f = 10  kHz, $C_L = 50 \text{ pF}$	Overdrive = 10 mV	MINN	1.9	I.Co.	1.12	
PLH	Propagation delay time, low-to-night-level output	OL = 00 pi	Overdrive = 20 mV	-3171	1.4	A CO	μs	
		1 100	Overdrive = 40 mV	- 1	1.1	, C	$\mathcal{M}_{i,j}$	
	WWW. OUX.CO. TW	V <sub>I</sub> = 1.4-V step at IN+		41.4	1.1	10 X .	Mo	
	MAN. TO ON COMP.	WWW.	Overdrive = 2 mV		4	.Voo	μs	
	MANA 100X COW. TAN	f = 10 kHz, C <sub>L</sub> = 50 pF	Overdrive = 5 mV	<b>* * *</b>	2.3	V.		
			Overdrive = 10 mV		1.5	100 -		
HL	Propagation delay time, high-to-low-level output		Overdrive = 20 mV		0.95	x 100		
			Overdrive = 40 mV		0.65	40		
		V <sub>I</sub> = 1.4-V ste	ep at IN+	N.	0.15	111.	NV.	
f	Fall time	f = 10 kHz, C <sub>L</sub> = 50 pF	Overdrive = 50 mV		50	WW.1	ns	
r	Rise time	f = 10 kHz, C <sub>L</sub> = 50 pF	Overdrive = 50 mV	TW	125	MA	ns	

<sup>†</sup> Simultaneous switching of inputs causes degradation in output response. WWW.100Y.COM.TW



#### PRINCIPLES OF OPERATION

#### **LinCMOS** process

The LinCMOS process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Direct further questions to the nearest TI field sales office.

#### electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual op amp is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 1. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of the TI ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500- $\Omega$  resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 1. LinCMOS ESD-Protection Schematic



#### PRINCIPLES OF OPERATION

#### input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

#### positive ESD transients

Initial positive charged energy is shunted through Q1 to  $V_{SS}$ . Q1 turns on when the voltage at the input rises above the voltage on the  $V_{DD}$  pin by a value equal to the  $V_{BE}$  of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level ( $V_T \sim$  22 to 26 V) and turn Q2 on. The shunted input current through Q1 to  $V_{SS}$  is now shunted through the n-channel enhancement-type MOSFET Q2 to  $V_{SS}$ . If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded, and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate-oxide voltage of the circuit to be protected.

#### negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is – 0.3 V to –1 V (the forward voltage of D1 and D2).

#### circuit-design considerations

LinCMOS products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed  $V_{ICR}$  and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is  $\pm 5$  mA. Figures 2 and 3 show typical characteristics for input voltage versus input current.


Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limits the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the  $V_{DD}$  pin and into the device  $I_{DD}$  or the  $V_{DD}$  supply through R2 producing the current limiting effects shown in Figure 2. This internal limiting lasts only as long as the input voltage is below the  $V_{T}$  of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 4).



#### PRINCIPLES OF OPERATION

#### circuit-design considerations (continued)



NOTE A: If the correct input state is required when the negative input exceeds GND, a Schottky clamp is required.

Figure 4. Typical Input Current-Limiting Configuration for a LinCMOS Comparator



#### PARAMETER MEASUREMENT INFORMATION

The TLC3704 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop which is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, we offer the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 5(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 5(b) for the  $V_{ICR}$  test, rather than changing the input voltages, to provide greater accuracy.




Figure 5. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 6 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching mode servo loop in which IC1a generates a triangular waveform of approximately 20-mV amplitude. IC1b acts as a buffer, with C2 and R4 removing any residual d.c. offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by IC1c through the voltage divider formed by R8 and R9. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R8 and R9 provides an increase in the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R7, R8, and R9 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be one percent or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.



#### PARAMETER MEASUREMENT INFORMATION





Figure 6. Circuit for Input Offset Voltage Measurement

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time for the low-to-high-level output is measured from the leading edge of the input pulse, while response time for the high-to-low-level output is measured from the trailing edge of the input pulse. Response time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 7, so that the circuit is just at the transition point. A low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



#### PARAMETER MEASUREMENT INFORMATION



Overdrive Overdrive Input 100 mV 100 mV Input 90% 90% Low-to-High **High-to-Low** 50% Level Output **Level Output** 50% 10% 10% **tPHL** tpi H **VOLTAGE WAVEFORMS** 

NOTE A: C<sub>1</sub> includes probe and jig capacitance.

Figure 7. Response, Rise, and Fall Times Circuit and Voltage Waveforms



特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### TYPICAL CHARACTERISTICS

#### **Table of Graphs**

	TYPICAL CHARACTERIS	TICS Http://www	7. 100y. com.			
	Table of Graphs	Table of Graphs				
77	M. Ina. COM.	WW. Too	FIGURE			
VIO	Input offset voltage	Distribution	8			
I <sub>IB</sub>	Input bias current	vs Free-air temperature	9			
CMRR	Common-mode rejection ratio	vs Free-air temperature	10			
ksvr	Supply-voltage rejection ratio	vs Free-air temperature	11			
VOH	High-level output current	vs Free-air temperature vs High-level output current	12 13			
VOL	Low-level output voltage	vs Low-level output current vs Free-air temperature	14 15			
t <sub>t</sub>	Output transition time	vs Load capacitance	16			
	Supply current response to an output voltage transition	W. T. T.	17			
	Low-to-high-level output response for various input overdrives	ON COM W	18			
	High-to-low-level output response for various input overdrives	TOM:	19			
<sup>t</sup> PLH	Low-to-high-level output response time	vs Supply voltage	20			
<sup>t</sup> PHL	High-to-low-level output response time	vs Supply voltage	21			
I <sub>DD</sub>	Supply current	vs Frequency vs Supply voltage vs Free-air temperature	22 23 24			

#### **DISTRIBUTION OF INPUT** OFFSET VOLTAGE†





Figure 8


## **INPUT BIAS CURRENT** FREE-AIR TEMPERATURE†





<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




#### TYPICAL CHARACTERISTICS<sup>†</sup>









HIGH-LEVEL OUTPUT VOLTAGE

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### TYPICAL CHARACTERISTICS<sup>†</sup>




Figure 14





Figure 15





#### **SUPPLY CURRENT RESPONSE** TO AN OUTPUT VOLTAGE TRANSITION




Figure 17

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### TYPICAL CHARACTERISTICS

## LOW-TO-HIGH-LEVEL OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES





Figure 18

#### LOW-TO-HIGH-LEVEL OUTPUT RESPONSE TIME vs SUPPLY VOLTAGE



## HIGH-TO-LOW-LEVEL OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES





Figure 19

### HIGH-TO-LOW-LEVEL OUTPUT RESPONSE TIME

## SUPPLY VOLTAGE




- High-to-Low-Level


t PHC

Output Response - us

#### TYPICAL CHARACTERISTICS<sup>†</sup>



#### SUPPLY CURRENT vs FREE-AIR TEMPERATURE



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

T<sub>A</sub> - Free-Air Temperature - °C

Figure 24

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### APPLICATION INFORMATION

The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25°C with  $V_{DD} = 5$  V, both inputs must remain between - 0.2 V and 4 V to ensure proper device operation. To ensure reliable operation, the supply should be decoupled with a capacitor (0.1  $\mu$ F) that is positioned as close to the device as possible.


Output and supply current limitations should be watched carefully since the TLC3704 does not provide current protection. For example, each output can source or sink a maximum of 20 mA; however, the total current to ground can only be an absolute maximum of 60 mA. This prohibits sinking 20 mA from each of the four outputs simultaneously since the total current to ground would be 80 mA.

The TLC3704 has internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

#### **Table of Applications**

7. CON: IN 100 -	FIGURE
Pulse-width-modulated motor speed controller	25
Enhanced supply supervisor	26
Two-phase nonoverlapping clock generator	27
Micropower switching regulator	28






NOTES: A. The recommended minimum capacitance is 10  $\mu F$  to eliminate common ground switching noise.

B. Adjust C1 for change in oscillator frequency

Figure 25. Pulse-Width-Modulated Motor Speed Controller






NOTES: A.  $V_{(UNREG)} = 2.5 \frac{(R1 + R2)}{R2}$ 

B. The value of C<sub>T</sub> determines the time delay of reset.

Figure 26. Enhanced Supply Supervisor

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.




NOTES: A. Adjust C1 for a change in oscillator frequency where:  $1/f = 1.85(100 \text{ k}\Omega)\text{C1}$ 

- B. Adjust R1 and R3 to change duty cycle
- C. Adjust R2 to change deadtime

Figure 27. Two-Phase Nonoverlapping Clock Generator





NOTES: A. Adjust C1 for a change in oscillator frequency

B. TLC271 – Tie pin 8 to pin 7 for low bias operationC. SK9504 – VDS = 40 V

IDS = 1 Awill

D. To achieve microampere current drive, the inductance of the circuit must be increased.

Figure 28. Micropower Switching Regulator




#### **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

#### 8 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




#### MECHANICAL DATA

#### FK (S-CQCC-N\*\*)

#### **28 TERMINALS SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold-plated.
- E. Falls within JEDEC MS-004




#### **MECHANICAL DATA**

### J (R-GDIP-T\*\*) 14 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**



PINS **	14	16	20
A MAX	0.310	0.310	0.310
	(7,87)	(7,87)	(7,87)
A MIN	0.290	0.290	0.290
	(7,37)	(7,37)	(7,37)
в мах	0.785	0.785	0.975
	(19,94)	(19,94)	(24,77)
B MIN	0.755	0.755	0.930
	(19,18)	(19,18)	(23,62)
C MAX	0.300	0.300	0.300
	(7,62)	(7,62)	(7,62)
C MIN	0.245	0.245	0.245
	(6,22)	(6,22)	(6,22)



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw




#### **MECHANICAL DATA**

#### N (R-PDIP-T\*\*)

#### **16 PINS SHOWN**

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).




#### **MECHANICAL DATA**

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated