features

- Dual 12-Bit Voltage Output DAC
- Programmable Internal Reference
 - Programmable Settling Time: 1 μ s in Fast Mode,
 - 3.5 µs in Slow Mode
- Compatible With TMS320 and SPI[™] Serial Ports
- Differential Nonlinearity <0.5 LSB Typ
- Monotonic Over Temperature

applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

description

The TLV5638 is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface allows glueless interface to TMS320 and

SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed vs power dissipation. With its on-chip programmable precision voltage reference, the TLV5638 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space in standard commercial, industrial, and automotive temperature ranges. It is also available in JG and FK packages in the military temperature range.

The COM	AVAILAE	BLE OPTIONS	
100%.	N NL	PACKAGE	MITY
TA	SOIC (D)	CERAMIC DIP (JG)	20 PAD LCCC (FK)
0°C to 70°C	TLV5638CD	100 ···	ON. T
–40°C to 85°C	TLV5638ID	WW - 100X.	M.T.W
–40°C to 125°C	TLV5638QD TLV5638QDR	WWWW.100Y	CON. <u>T</u> W
–55°C to 125°C	T.M.	TLV5638MJG	TLV5638MFK



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SPI and QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



DIN

CS

SCLK

OUTA

D, JG PACKAGE (TOP VIEW)

FK PACKAGE

(TOP VIEW)

g

2

3

8

7

6

5

VDD

OUTB


🛛 agnd

REF

13

AGND

functional block diagram



Terminal Functions

TERM	INAL	1/0/P		V.COr
NAME	NO.	1/0/P	DESCRIPTION	
AGND	5	Р	Ground	U.L.
CS	3 🔨	ØJ	Chip select. Digital input active low, used to enable/disable inputs	001.
DIN	1	N IN	Digital serial data input	. Non
OUT A	4	0	DAC A analog voltage output	. Los
OUT B	7	0	DAC B analog voltage output	1.100
REF	6	1/0	Analog reference voltage input/output	100
SCLK	2	L	Digital serial clock input	
V _{DD}	8	Р	Positive power supply	NN.L
		N N	陈伟力村 料 886-3-5753170	WW.I

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



100X.COM

SLAS225A - JUNE 1999 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage (V _{DD} to AGND)	.100
Reference input voltage range	–0.3 V to V _{DD} + 0.3 V
Digital input voltage range	–0.3 V to V _{DD} + 0.3 V
Operating free-air temperature range, T _A : TLV5638C	0°C to 70°C
TLV5638I	–40°C to 85°C
TLV5638Q	–40°C to 125°C
TLV5638M	–55°C to 125°C
Storage temperature range, Tstg	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 sec	conds 260°C

WWW.100X.C † Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

		DISSIPATION	RATING TABLE		
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C [‡]	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	635 mW	5.08 mW/°C	407 mW	330 mW	127 mW
FK	1375 mW	11.00 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.40 mW/°C	672 mW	546 mW	210 mW

[‡] This is the inverse of the traditional Junction-to-Ambient thermal Resistance (RO_{JA}). Thermal Resistances are not production tested and are for informational purposes only.

recommended	operating	conditions
-------------	-----------	------------

NN 100Y. COM.TW	WT ALLOOX. COM.TW	MIN	NOM	MAX	UNIT
Supply voltage Van	$V_{DD} = 5 V$	4.5	5	5.5	V
Supply voltage, VDD	$V_{DD} = 3 V$	2.7	3	3.3	V
Power on reset, POR	NW.100 COM.	*0.55	W.100	*2	V
High-level digital input voltage, VIH	V _{DD} = 2.7 V to 5.5 V	2	IN.10		V
Low-level digital input voltage, VIL	V _{DD} = 2.7 V to 5.5 V	LM M.	-11	0.8	V
Reference voltage, Vref to REF terminal	V _{DD} = 5 V (see Note 1)	AGND	2.048	V _{DD} -1.5	V
Reference voltage, V _{ref} to REF terminal	V _{DD} = 3 V (see Note 1)	AGND	1.024	V _{DD} -1.5	V
Load resistance, RL	W W	2	NITE OF	100	kΩ
Load capacitance, CL	WWW MWW 100X.CC	WILL	W.	100	pF
Clock frequency, fCLK	WWW. ON.CC	WT.	NW	20	MHz
NW.100 COM	TLV5638C	0	VIA	70	1.CO
Operating free air temperature T	TLV5638I	-40		85	°C
Operating free-air temperature, T _A	TLV5638Q	-40	N	125	.C
	TLV5638M	-55	V	125	

*This parameter is not tested for Q and M suffix devices.

NOTE 1: Due to the x2 output buffer, a reference input voltage \geq (V_{DD}-0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.

SLAS225A - JUNE 1999 - REVISED JANUARY 2000

electrical characteristics over recommended operating conditions, V_{ref} = 2.048 V, V_{ref} = 1.024 V (unless otherwise noted) W100Y.COM

power supply

COM	PARAMETER	TEST CO	ONDITIONS			V5638 LV5638			V5638 V5638	· ·	UNIT
	NTW WW	100Y. CONT.	LM	M.	MIN	TYP	MAX	MIN	TYP	MAX	
V.CO	WW WT	100Y.COM	V _{DD} = 5 V,	Fast		4.3	5.2	NT.N	4.3	5.4	mA
		N.IVCON	Int. ref.	Slow	WAL.	2.2	2.7	T	2.2	2.7	mA
		No load.	V _{DD} = 3 V,	Fast	WW	3.8	4.7). Mr	3.8	4.9	
001.	TONE THE AVERAGE AVERAGE	All inputs = AGND	Int. ref.	Slow		1.8	2.3	O _M .	1.8	2.3	mA
DD	Power supply current	DAC latch = 0x800 Ext. ref	V _{DD} = 5 V,	Fast	M.	3.9	4.8	Mon	3.9	5.0	
			Ext. ref.	Slow	4m	1.8	2.2		1.8	2.2	mA
			V _{DD} = 3 V,	Fast	W	3.5	4.3	.Co.	3.5	4.5	mA
	COM	WW.100	Ext. ref.	Slow		1.5	1.9	V.CO	1.5	1.9	mA
	Power-down supply current	W.100'	COM.1	~1		0.01	10		0.01	10	μΑ
PSRR	Power supply rejection ratio	Zero scale, See Note 2 Full scale, See Note 3			-65 -65			-65		dD	
FORM	Fower supply rejection ratio							01.	-65	17	dB

static DAC specifications

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution	NWWW. OOY.C	WITH Y	12	11005		bits
INL <	Integral poplices with and point adjusted	Can Note 4	C and I suffixes	WW	±1.7	±4	LSB
INL	Integral nonlinearity, end point adjusted	See Note 4	Q and M suffixes	-TN	±1.7	±6	LSB
DNL	Differential nonlinearity	See Note 5		14	±0.4	±1	LSB
Ezs	Zero-scale error (offset error at zero scale)	See Note 6	Y.CO. TW	N.V	-11	±24	mV
E _{ZS} TC	Zero-scale-error temperature coefficient	See Note 7	N.COM.	N	10	. on V	ppm/°C
EG	Gain error	See Note 8	MOY.COM.TW	N	WW	±0.6	% full scale V
E _G T _C	Gain error temperature coefficient	See Note 9	N.COMMEN		10		ppm/°C

NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. Tested from code 32 to 4095.

5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

7. Zero-scale-error temperature coefficient is given by: $E_{ZS}TC = [E_{ZS}(T_{max}) - E_{ZS}(T_{min})]/V_{ref} \times 10^{6}/(T_{max} - T_{min})$.

8. Gain error is the deviation from the ideal output ($2V_{ref} - 1 LSB$) with an output load of 10 k Ω excluding the effects of the zero-error.

9. Gain temperature coefficient is given by: EG TC = [EG(T_{max}) – EG (T_{min})]/V_{ref} × 10⁶/(T_{max} – T_{min}).



WWW.100Y.COM.TW

electrical characteristics over recommended operating conditions, V_{ref} = 2.048 V, V_{ref} = 1.024 V (unless otherwise noted) (continued) WWW.100Y. 100Y.COM.T

output specifications

I	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX
Vo	Output voltage	$R_L = 10 k\Omega$	0		V _{DD} -0.4
	Output load regulation accuracy	$V_{O} = 4.096 \text{ V}, 2.048 \text{ V}, R_{L} = 2 \text{ k}\Omega$	W		±0.25

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	
Vref(OUTL)	Low reference voltage	CONP.	1.003	1.024	1.045	V
Vref(OUTH)	High reference voltage	V _{DD} > 4.75 V	2.027	2.048	2.069	V
Iref(source)	Output source current	NIT WILLING	M. OY.C	Ū.M	1	mA
Iref(sink)	Output sink current	N.CUM WWW	-1	WT		mA
	Load capacitance	N CDN.	COM	Wm	100	pF
PSRR	Power supply rejection ratio	W.L.	100 - 01	-65		dB

reference pin configured as input (REF)

	PARAMETER	TEST CONDITIONS	N.	MIN	TYP	MAX	דואט
٧I	Input voltage	NN NOT. CONTRA N		000		V _{DD-1.5}	V
RI	Input resistance	WWW. COM. TW	1 M M	Yaa	10	WTD	MΩ
CI	Input capacitance	CON.	WIT	1.10	5	W	pF
Υ.	Defenses investigated		Fast	W.100	1.3	DW.	MHz
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dc$	Slow		525	M.T	kHz
aí	Reference feedthrough	REF = 1 V _{pp} at 1 kHz + 1.024 V dc (see Note 10)	N		-80	11	dB
NOTE		asured at the DAC output with an input code = $0x000$.	W V	WWV	100X 100X 1.100	COM	

WWW.100Y.COM.TW

DOY.COM.T

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

100Y.COM.TW

WWW.100Y.COM.TW



SLAS225A - JUNE 1999 - REVISED JANUARY 2000

electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued) HIMOX.COM.T W100Y.COM

digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IH C	High-level digital input current	$V_I = V_{DD}$	Wn		1	μA
IL _	Low-level digital input current	V _I = 0 V	<u></u>	N		μΑ
Ci	Input capacitance	ATT W IOUX	-M.	8		pF

001.0	PARAMETER	TEST (CONDITIONS	100 -	MIN	TYP	MAX	UNI
	Output settling time, full scale	R _L = 10 kΩ,	C _L = 100 pF,	Fast		1	3	
^t s(FS)	Output setting time, fuil scale	See Note 11	WW	Slow	I.COr	3.5	7	μs
1 (22)	Output settling time, code to code		C _L = 100 pF,	Fast		0.5	1.5	
ts(CC)	Output setting time, code to code	See Note 12	- // /	Slow		1	2	μs
SR	Slew rate	R _L = 10 kΩ,	C _L = 100 pF,	Fast	001.	12	ĹΜ	
SK	Siew fale	See Note 13		Slow	NY.C	1.8	WT	V/µ
WW.1	Glitch energy	$\frac{\text{DIN} = 0 \text{ to } 1,}{\text{CS}} = \text{V}_{\text{DD}}$	FCLK = 100 kł	- 	1001.	5	N.T.W	nV-
SNR	Signal-to-noise ratio	N.CO.	W	MM.	69	74	T	N
S/(N+D)	Signal-to-noise + distortion	f _S = 480 kSPS, 1	f _{out} = 1 kHz,		58	67		dE
THD	Total harmonic distortion	$R_L = 10 k\Omega$,	C _L = 100 pF		-6		-57	a
NN	Spurious free dynamic range	1001.00		57	72	Mo.	VII.	

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.

12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

digital input timing requirements

	COM. I. COM. I. COM. I.	MIN	NOM MAX	UNI
su(CS–CK)	Setup time, CS low before first negative SCLK edge	10	.100 ×	ns
^t su(C16-CS)	Setup time, 16 th negative SCLK edge (when D0 is sampled) before $\overline{ ext{CS}}$ rising edge	10	N NY 1 100	ns
^t wH	SCLK pulse width high	25	WWW	ns
t _{wL}	SCLK pulse width low	25	NWW.IC	ns
^t su(D)	Setup time, data ready before SCLK falling edge	10	I.W.	ns
h(D)	Hold time, data held valid after SCLK falling edge	5		ns


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW




WWW.100Y.COM.TW

100Y.COM.TW


PARAMETER MEASUREMENT INFORMATION






WWW.100





TYPICAL CHARACTERISTICS




AS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

RUMENTS


TYPICAL CHARACTERISTICS





勝

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

general function

The TLV5638 is a dual 12-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

2 REF $\frac{\text{CODE}}{0x1000}$ [V]

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).

JMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION

serial interface

A falling edge of \overline{CS} starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or \overline{CS} rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5638 to TMS320, SPI™, and Microwire™.




Figure 13. Three-Wire Interface

Notes on SPI[™] and Microwire[™]: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to FS. If the word width is 8 bits (SPI[™] and Microwire[™]), two write operations must be performed to program the TLV5638. After the write operation(s), the holding registers or the control register are updated automatically on the 16th positive clock edge.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

 $f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$

The maximum update rate is:

 $f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$

WWW.100Y

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5638 has to be considered, too.



SLAS225A - JUNE 1999 - REVISED JANUARY 2000

APPLICATION INFORMATION

data format

The 16-bit data word for the TLV5638 consists of two parts:

- Program bits (D15..D12)
- (D11..D0) New data

¥.CU	Prog	ram bit	s (D15D	12)										
N.C.	New	data	(E	D11D0	Door.										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

SPD: Speed control bit $1 \rightarrow fast mode$ PWR: Power control bit $1 \rightarrow \text{power down}$

 $0 \rightarrow \text{slow mode}$

 $0 \rightarrow normal operation$

The following table lists the possible combination of the register select bits:

register select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	$(0)^{N}$	Write data to BUFFER
1.100	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Write data to control register

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

data bits: DAC A, DAC B and BUFFER

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
N	N.V.	NY.CO	Wr.		New DA	C Value	WTIE		W.	1001.0	LIN

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

data bits: CONTROL

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
Х	X	X	X	X	X	X	Х	X	x	REF1	REF0
X: don't car	e										

REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.

reference bits

REF1	REF0	REFERENCE
0	0	External
0	1 🔨	1.024 V
1	0	2.048 V
1	1	External

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

OOY.COM

WWW.100Y.C

CAUTION:

If external reference voltage is applied to the REF pin, external reference MUST be selected.



APPLICATION INFORMATION

Examples of operation:

- Set DAC A output, select fast mode, select internal reference at 2.048 V:
 - 1. Set reference voltage to 2.048 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CO^{NL}	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

2. Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	W.	Ino	COM		Nev	V DAC A	output va	alue)Mr.	N		

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC B output, select fast mode, select external reference:
 - 3. Select external reference (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	000	0	0	0	0	0	0	0	0	0

4. Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	2	N		New E	BUFFER	content a	ind DAC	B output	value	JY.C	T.M.	4.4

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:
 - 1. Set reference voltage to 1.024 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	01	0	0	0	0	0	0	0	0	0	0	0	C1

2. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	_110	New DAC B value											

3. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	New DAC A value											

SLAS225A - JUNE 1999 - REVISED JANUARY 2000

APPLICATION INFORMATION

Examples of operation: (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

Set power-down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	1	Х	Х	< X	X	X	Х	Х	Х	Х	X	Х	Х	Х

X = Don't care

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



APPLICATION INFORMATION

definitions of specifications and terminology

integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

zero-scale error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

gain error (E_G)

Gain error is the error in slope of the DAC transfer function.

total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.




SLAS225A - JUNE 1999 - REVISED JANUARY 2000

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

WWW.100Y.CON 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


OOY.COM



MECHANICAL INFORMATION

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




SLAS225A - JUNE 1999 - REVISED JANUARY 2000

JG (R-GDIP-T8)

MECHANICAL INFORMATION

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only on press ceramic glass frit seal only. D.
- E. Falls within MIL-STD-1835 GDIP1-T8



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 2000, Texas Instruments Incorporated