TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 256K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-line Package and 32-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- ±10% V_{CC} Tolerance
- Max Access/Min Cycle Time V_{CC} ± 10%

'27C/PC020-12 120 ns '27C/PC020-15 150 ns '27C/PC020-20 200 ns '27C/PC020-25 250 ns


- 8-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- 400 mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active . . . 165 mW Worst Case
 - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choices of Operating Temperature Ranges


description

The TMS27C020 series are 2097152-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC020 series are one-time electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.





PIN	NOMENCLATURE
A0-A17 DQ0-DQ7 E G GND PGM VCC VPP	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable Ground Program 5-V Power Supply 13-V Power Supply

† The ADVANCE INFORMATION notice applies to this package.

‡Only in program mode.

1

TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

description (continued)

The TMS27C020 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C020 is also offered with two choices of temperature ranges of 0° to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). The TMS27C020 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC020 is offered in a 32-lead plastic leaded chip carrier using 1,25 mm (50 mil) lead spacing (FM suffix). The TMS27PC020 is offered with a temperature range of 0°C to 70°C.

EPROM		TING TEMPERATURE UT PEP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN VS. TEMPERATURE RANGES			
W.100	0°C to 70°C	– 40°C to 85°C	0°C to 70°C	- 40°C to 85°C		
TMS27C020-XXX	JL T	JE 100	JL4	JE4		
TMS27PC020-XXX	FML	1/1/	Y.Co. MITH	1		

These EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

operation

The seven modes of operation for the TMS27C020 and TMS27PC020 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V), and V_{H} (12 V) on A9 for the signature mode.

		Vice	1.700	MODE	t WW.	COM.	-XX	WIN
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	JRE MODE
Е	V _{IL}	V _{IL}	VIH	VIL	V _{IL}	VIH	TW I	/IL
G	VIL	VIH	X	VIH	VIL	W. X. CO	M.	√IL
PGM	Х	X	X 100	V _{IL}	VIH	XXXX	M_{II}	Χ
VPP	Vcc	Vcc	VCC	V _{PP}	VPP	VPP	TV	cc c
V _{CC}	Vcc	Vcc	VCC	VCC	V _{CC}	V _{CC}	V	cc c
A9	Х	Х	X	X	Х	X	V _H ‡	V _H ‡
A0	Х	Х	X	00 X V	Х	X 1003	VIL	V_{IH}
			MM	100Y.Co.		1100	C	ODE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
				Vino COM.	- XXI	WWW.IO	97	32

[†]X can be V_{IL} or V_{IH}

read/output disable

When the outputs of two or more TMS27C020s or TMS27PC020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C020 and TMS72PC020 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



 $^{^{\}ddagger}$ V_H = 12 V \pm 0.5 V

TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure

Before programming, the TMS27C020 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C020, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

SNAP! Pulse programming

The TMS27C020 and TMS27PC020 are programmed using the TI SNAP! Pulse programming algorithm, illustrated by the flowchart in Figure 1, which programs in a nominal time of twenty-six seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{E} = V_{IL}$, $\overline{G} = V_{IH}$. Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, \overline{PGM} is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$.

program inhibit

Programming can be inhibited by maintaining a high level input on the \overline{E} or \overline{PGM} pins.

program verify

Programmed bits can be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{II}$, $\overline{E} = V_{II}$, and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for the TMS27C020 is 9732. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 32 (Hex), as shown by the signature mode table below.

IDENTIFIER†	N	- TAT 1	00x.	-oM	PII	NS	1	1.100 r	100	1.7
IDENTIFIER	A0 🦠	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	V _{IL}	1	0	0	1 N	0	1	1	1100	97
DEVICE CODE	VIH	0	0	10	1	0	0	11.	0	32

 $\overline{+} \overline{E} = \overline{G} = V_{IL}$, A1-A8 = V_{IL} , A9 = V_{H} , A10-A17 = V_{IL} , $V_{PP} = V_{CC}$.



SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw





Figure 1. SNAP! Pulse Programming Flowchart



TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
A9	0.6 V to 13.5 V
Output voltage range, with respect to V _{SS} (see Note 1)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range ('27C020 JL and JL4)	0°C to 70°C
Operating free-air temperature range ('27C020JE and JE4)	– 40°C to 85°C
Storage temperature range, T _{stg}	65°C to 150°C

^{\$\}frac{1}{2}\$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

recommended operating conditions

V	The Tolly	WW.	OY.C. TW	MIN	TYP	MAX	UNIT	
V	NO. TO THE STATE OF THE STATE O	Read mode (see Note 2)		4.5	5	5.5	V	
VCC	Supply voltage	SNAP! Pulse p	rogramming algorithm	6.25	6.5	6.75	V	
\/	√pp Supply voltage	Read mode	Jan COM.	V _C C-0.6	Vcc	VCC+0.6	V°	
VPP	Supply voltage	SNAP! Pulse p	12.75	13	13.25	V		
V	High level de innut valence	MW.	TIL Y.	2	MAN	V _{CC} +0.5	V	
VIH	High-level dc input voltage	I WIN	CMOS	V _{CC} -0.2	WW	V _{CC} +0.5	CAR	
V	Low level de input voltage	M. 100 . C.W. I		-0.5	-11	0.8	1.GO	
V_{IL}	Low-level dc input voltage		CMOS	-0.5	14	GND+0.2	V	
TA	Operating free-air temperature	W W	'27C020JL, JL4	0		70) °C	
T _A	Operating free-air temperature		'27C020 JE, JE4	- 40	-	85	°C	

NOTE 2: V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

electrical characteristics over full ranges of operating conditions

	PARAMETER	OWITH	TEST CONDITIONS	MIN MAX	UNIT
	High level de suite Multi-see 1007	TI	I _{OH} = -20 μA	V _{CC} - 0.2	V10
VOH	High-level dc output voltage	A'COM.	I _{OH} = −2 mA	2.4	V
V	Low lovel de output voltage.	COM	I _{OL} = 2.1 mA	0.4	M_{M+1}
VOL	Low-level dc output voltage		I _{OL} = 20 μA	V _{CC} - 0.2 2.4 0.4 0.1 ±1 ±1 10 50 500	V W
Ιį	Input current (leakage)	OVICE	V _I = 0 V to 5.5 V	±1	μΑ
ΙO	Output current (leakage)	ON COM	$V_O = 0 \text{ V to } V_{CC}$	±1	μΑ
I _{PP1}	V _{PP} supply current	Too COM.	$V_{PP} = V_{CC} = 5.5 \text{ V}$	10	μΑ
I _{PP2}	VPP supply current (during program pu	ılse)	Vpp = 13 V	50	mA
	Management (steed the)	TTL-input level	$V_{CC} = 5.5 \text{ V}, \dots \overline{E} = V_{IH}$	500	
ICC1	VCC supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{CC} \pm 0.2 \text{ V}$	100	μА
I _{CC2}	V _{CC} supply current (active)	MM:100X:CO	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL}$ $t_{cycle} = \text{minimum cycle time},$ outputs open†	30	mA

[†] Minimum cycle time = maximum access time.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz[‡]

	PARAMETER	TEST CONDITIONS	MIN TYP§	MAX	UNIT
Cl	Input capacitance	$V_I = 0 V$, $f = 1 MHz$	4	8	pF
СО	Output capacitance	$V_O = 0 V$, $f = 1 MHz$	6	10	pF

[‡] Capacitance measurements are made on sample basis only.



[§] All typical values are at T_A = 25°C and nominal voltages.

TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

WW	PARAMETER	TEST	'27C020-12 '27PC020-12		'27C020-15 '27PC020-15		27C020-20 27PC020-20		'27C020-25 '27PC020-25		UNIT
WWW.TOOY.CO.TW		CONDITIONS		MIN MAX		MAX	MIN	MIN MAX		MAX	I_{II}
ta(A)	Access time from address	MM	100	120	TI	150	N	200	1007	250	ns
ta(E)	Access time from chip enable	WW	4.5	120	T	150	1	200	- 100	250	ns
t _{en(G)}	Output enable time from G	CL = 100 pF, 1 Series 74	M.In.	55	OMr.	75		75	4.5	100	ns
^t dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first $\overline{\dagger}$	TTL load, Input t _r ≤ 20 ns,	0	50	0	60	0	60	0	80	ns
t _V (A)	Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first \dagger	Input t _f ≤ 20 ns	0	100	Y.C ⁰)	M.T.Y	0	N	0	100 X	ns

TValue calculated from 0.5-V delta to measured output level. This parameter is sampled and not 100% tested.

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	W 4 100	PARAMETER	M. Too . COMIT	MIN	MAX	UNIT
t _{dis(G)}	Output disable time from G	WI.Co. TIN	MM. 100X.C SMITH	0	100	ns
ten(G)	Output enable time from G	ON.COM	WWW. ONY.CO. TW		150	ns

recommended timing requirements for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C, (see Note 3)

	MAN OUT	TW WWW. 100X.Co	MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t _{su(A)}	Setup time, address	COM.	2	-41		μs
t _{su(E)}	Setup time, E	W.TW W. 1001.	2	11.1		μs
t _{su(G)}	Setup time, G	N.Co. TW WWW. 1005	2	T.T.		μs
t _{su(D)}	Setup time, data	ON COMP	2		N	μs
t _{su(VPP)}	Setup time, Vpp	ON. I	2	Mr.		μs
t _{su(VCC)}	Setup time, V _{CC}	1001. WILL W. W. 10	2	OM_{ij}	- T	μs
th(A)	Hold time, address	100Y. COTTINE	000	Ma	IM	μs
^t h(D)	Hold time, data	WWW.	2	Com	W	μs

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)




NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

Common test conditions apply for t_{dis} except during programming.

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing



TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



 $[\]dagger$ $t_{dis(G)}$ and $t_{en(G)}$ are characteristics of the device but must be accommodated by the programmer.

‡ 13-V V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated