勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

- Organization . . . 32768 by 8 Bits
- Single 5-V Power Supply
- Pin Compatible With Existing 256K MOS ROMs, PROMs, and EPROMs
- All Inputs / Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V_{CC} ± 10%

'27C/PC256-10	100 ns
'27C/PC256-12	120 ns
'27C/PC256-15	150 ns
'27C/PC256-17	170 ns
'27C/PC256-20	200 ns
'27C/PC256-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active . . . 165 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- Temperature Range Options
- 256K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C256)

description

The TMS27C256 series are 32768 by 8-bit (262144-bit), ultraviolet (UV) light erasable, electrically programmable read-only memories (EPROMs).


The TMS27PC256 series are 32768 by 8-bit (262144-bit), one-time programmable (OTP) electrically programmable read-only memories (PROMs).

TMS27C256 32768 BY 8-BIT UV ERASABLE TMS27PC256 32768 BY 8-BIT PROGRAMMABLE READ-ONLY MEMORIES

SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

		KAGE VIEW)	
V _{PP} [A12[28	
A7 [2	27] A14
	3	26] A13
A6[4	25] A8
A5[5	24] A9
A4 [6	23] A11
A3 [7	22] G
A2[8	21] <u>A</u> 10
A1[9	20	
A0 [10	19] DQ7
DQ0 [11	18] DQ6
DQ1 [12	17] DQ5
DQ2	13	16] DQ4
GND	14	15] DQ3

FM PACKAGE (TOP VIEW)



	PIN NOMENCLATURE
A0-A14	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs
E	Chip Enable/Powerdown
G	Output Enable
GND	Ground
NC	No Internal Connection
NU	Make No External Connection
VCC	5-V Power Supply
VPP	13-V Power Supply [†]

[†]Only in program mode



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

TMS27C256 32768 BY 8-BIT UV ERASABLE TMS27PC256 32768 BY 8-BIT PROGRAMMABLE READ-ONLY MEMORIES SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are 3-state for connecting multiple devices to a common bus. The TMS27C256 and the TMS27PC256 are pin compatible with 28-pin 256K MOS ROMs, PROMs, and EPROMs.

The TMS27C256 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting-hole rows on 15.2-mm (600-mil) centers. The TMS27PC256 OTP PROM is supplied in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS27C256 and TMS27PC256 are offered with two choices of temperature ranges of 0°C to 70°C (JL and W.100Y.COM.TV FML suffixes) and – 40°C to 85°C (JE and FME suffixes). See Table 1.

All package styles conform to JEDEC standards.

EPROM AND		R OPERATING ERATURE RANGES
OTP PROM	0°C TO 70°C	– 40°C TO 85°C
TMS27C512-xxx	JL	JE JE
TMS27PC512-xxx	FML	FME

Table 1. Temperature Range Suffixes

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable by the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random. WWW.100Y.COM.TV

RUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

operation

The seven modes of operation are listed in Table 2. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse), and 12 V on A9 for the signature mode.

I.WW.I		I	W	MODE	t i	WWW	. You	. T
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE ODE
Ē	VIL C	VIL	VIH 🔬	V _{IL}	VIH	VIH	1007	/IL
G	VIL	VIH	Х	VIH	VIL	X	M. P.	
VPP	Vcc	Vcc	VCC	VPP	VPP	VPP	V	CC O
V _{CC}	Vcc	Vcc	Vcc	V _{CC}	Vcc	V _{CC}	V	ĊC
A9	X	X	X	X	X	х 🔊	V _H ‡	V _H ‡
A0	X	X	Х	X	X	X	VIL	VIH
	10	No.	1.1	W.10	COM		C	ODE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVIC
	WWW.	OO.CO	W	WWW.	N.COL	WTS	97	04

Table 2. Operation Modes

[†] X can be V_{IL} or V_{IH}.

 $V_{\rm H} = 12 \ \rm V \pm 0.5 \ \rm V.$

read/output disable

When the outputs of two or more TMS27C256s or TMS27PC256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

latchup immunity

Latchup immunity on the TMS27C256 and TMS27PC256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A (TTL-level inputs) or 250 μ A (CMOS-level inputs) by applying a high TTL or CMOS signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure (TMS27C256)

Before programming, the TMS27C256 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W•s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.



TMS27C256 32768 BY 8-BIT UV ERASABLE TMS27PC256 32768 BY 8-BIT PROGRAMMABLE READ-ONLY MEMORIES SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

initializing (TMS27PC256)

The one-time programmable TMS27PC256 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

SNAP! Pulse programming

The 256K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of four seconds. Actual programming time varies as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable, \overline{E} is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-us pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{G} = V_{IH}$, and $\overline{E} = V_{II}$. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 V$.

program inhibit

Programming can be inhibited by maintaining a high level input on the E pin.

program verify

Programmed bits can be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{II}$ and $\overline{E} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for these devices is 9704. A0 selects the manufacturer's code 97 (Hex), and A0 high selects the device code 04, as shown in Table 3.

	PINS NYN COMPANY PINS									
IDENTIFIER[†]	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	×10	1	97
DEVICE CODE	VIH	0	0	0	0	0	1	0	0	04

Table 3. Signature Mode







Figure 1. SNAP! Pulse Programming Flowchart



SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

logic symbol[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} (see Note 1) :	–0.6 V to 7 V
Supply voltage range, V _{PP} :	–0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9 :	–0.6 V to V _{CC} + 1 V
A9 :	–0.6 V to 13.5 V
Output voltage range (see Note 1) :	–0.6 V to V _{CC} + 1 V
Operating free-air temperature range ('27C256JL, '27PC256	_FML) T _A : 0°C to 70°C
Operating free-air temperature range ('27C5256JE, '27PC256	FME) T _A :40°C to 85°C
Storage temperature range, T _{stg} :	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TMS27C256 32768 BY 8-BIT UV ERASABLE TMS27PC256 32768 BY 8-BIT **PROGRAMMABLE READ-ONLY MEMORIES**

SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

recommended operating conditions

	TINOY. CONTRACTOR	N NY 100	T.M.T.M.	MIN	NOM	MAX	UNIT
	Read mod		node (see Note 2)	4.5	5	5.5	v
Vcc	Supply voltage	SNAP!	SNAP! Pulse programming algorithm			6.75	V
	Supply voltage	Read m	node	V _{CC} -0.6	1.100	VCC+0.6	V
VPP	Supply voltage	SNAP!	SNAP! Pulse programming algorithm			3 13.25	v
	Llich lovel de innut veltege	MM	TTLY.	2	11	V _{CC} +1	v
VIH	High-level dc input voltage	V WW	CMOS	V _{CC} – 0.2	111.2	VCC+1	V
v	Low-level dc input voltage		TTL COM.	- 0.5	WW.	0.8	
VIL	Low-level dc input voltage	1111	CMOS	- 0.5		0.2	V
Τ _Α	Operating free-air temperature	WW	'27C256JL '27PC256FML	0		70	°C
Тд	Operating free-air temperature		'27C256JE '27PC256FME	- 40	WW	85	°C

NOTE 2: V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when VPP or VCC is applied.

electrical characteristics over recommended ranges of operating conditions

	PARAM	ETER	TEST C	MIN	түр†	MAX	UNI	
Vali	High lovel de output vo	taga 1001.	I _{OH} = - 2.5 mA	3.5	N		1100	
VOH	High-level dc output vol	liage	I _{OH} = - 20 μA	I _{OH} = - 20 μA			N_{M} .	. v ≺110
	Low-level dc output vol	COMPANY COMPANY	I _{OL} = 2.1 mA	Wn		0.4	v	
VOL	Low-level ac output vol	lage	I _{OL} = 20 μA	0N1.		0.1	V	
l	Input current (leakage)	1001.00	V _I = 0 V to 5.5 V	CON.I.		±1	μA	
lo	Output current (leakage)		$V_{O} = 0 V \text{ to } V_{CO}$	T.M.		±1	μA	
IPP1	VPP supply current	WW. P. CO	VPP = VCC = 5.	N.COm I	1	10	μA	
IPP2	VPP supply current (du	ring program pulse)	V _{PP} = 13 V	WW.Iou	COMP.	35	50	mA
	V _{CC} supply current	TTL-input level	V _{CC} = 5.5 V,	E = VIH	Mon.	250	500	
ICC1	(standby)	CMOS-input level	V _{CC} = 5.5 V,	$\overline{E} = V_{CC}$	NY.CON	100	250	μA
ICC2 VCC supply current (active)			$V_{CC} = 5.5 V,$ $t_{cycle} = minimuroutputs open$	$V_{CC} = 5.5 V$, $\overline{E} = V_{IL}$, t _{cycle} = minimum cycle time,			30	mA

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 MHz^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN TYP [‡]	MAX	UNIT
Ci	Input capacitance	$V_{I} = 0$, $f = 1 \text{ MHz}$	6	10	pF
Co	Output capacitance	$V_{O} = 0$, $f = 1 \text{ MHz}$	10	14	pF
	acitance measurements are made on a sample basis or calvalues are at $T_A = 25^{\circ}C$ and nominal voltages.				

[†]Capacitance measurements are made on a sample basis only. WWW.100Y.COM.TW



SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

switching characteristics over recommended range of operating conditions

N	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C256-10 '27PC256-10		'27C25 '27PC2				UNIT
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	MIN	MAX	1.1
^t a(A)	Access time from address		M.	100		120	N.100	150	ns
^t a(E)	Access time from chip enable	WWWWWWWWW		100		120	-110	150	ns
ten(G)	Output enable time from G	C _L = 100 pF, 1 Series 74 TTL Load,	Com	55		55	A4	75	ns
tdis	Output disable time from \overline{G} or $\overline{E},$ whichever occurs first †	Input $t_r \le 20$ ns, Input $t_f \le 20$ ns	0	45	0	45	0	60	ns
t _{v(A)}	Output data valid time after change of address, E, or G, whichever occurs first [†]	WWW.100	0	T.M	0	1	0	V.1005	ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	27C256-17 27PC256-17		'27C256-20 '27PC256-20		'27C256-25 '27PC256-25		UNIT
		(SEE NOTES 3 AND 4)	MIN MAX		MIN	MAX	MIN	MAX	
^t a(A)	Access time from address	IN N.	N 100	170	M.T.Y	200	11	250	ns
^t a(E)	Access time from chip enable	WW WT	100	170	71.	200	Z	250	ns
ten(G)	Output enable time from G	C _L = 100 pF, 1 Series 74 TTL Load,	M.r.	75	OM.	75		100	ns
^t dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first [†]	Input $t_f \le 20$ ns, Input $t_f \le 20$ ns	0	60	0	60	0	60	ns
t _{v(A)}	Output data valid time after change of address, E, or G, whichever occurs first [†]	WI.TW V	0	1005	0	N.T.W	0	W	ns

[†] Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low) (see Figure 2).

4. Common test conditions apply for the t_{dis} except during programming.

switching characteristics for programming: V_{CC} = 6.50 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	PARAMETER	MIN	MAX	UNIT
^t dis(G)	Output disable time from G	0.0	130	ns
ten(G)	Output enable time from G	1001. OM	150	ns

NOTE 3: For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low).

timing requirements for programming


	WWW.	V.COMMANN WY	ΛIN	NOM	MAX	UNIT
^t h(A)	Hold time, address	CONT.	0		CONN	μs
^t h(D)	Hold time, data	01. M.1.	2	100 2	102	μs
^t w(IPGM)	Pulse duration, initial program	DOX. CONTRACTOR	95	100	105	μs
^t su(A)	Setup time, address	WW.COM	2	100	N.CC	μs
^t su(G)	Setup time, G	Too CONT.	2	W.10.		μs
^t su(E)	Setup time, E	N.100	2			μs
^t su(D)	Setup time, data	WI.1007.001.TW	2			μs
^t su(VPP)	Setup time, VPP	W. O.L.COM	2			μs
t _{su(VCC)}	Setup time, V _{CC}	WW.LO	2			μs






TMS27C256 32768 BY 8-BIT UV ERASABLE TMS27PC256 32768 BY 8-BIT PROGRAMMABLE READ-ONLY MEMORIES SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

ac testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

Figure 2. AC Testing Output Load Circuit





Figure 3. Read-Cycle Timing



SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



PARAMETER MEASUREMENT INFORMATION

[†] $t_{dis(G)}$ and $t_{en(G)}$ are characteristics of the device but must be accommodated by the programmer [‡] 13-V V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)




SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

PLASTIC J-LEADED CHIP CARRIER



FM (R-PQCC-J32)



NOTES: A. All linear dimensions are in inches (millimeters). WW.100Y.COM.TW B. This drawing is subject to change without notice. WWW.100Y.COM.TW

C. Falls within JEDEC MS-016




SMLS256H- SEPTEMBER 1984 - REVISED NOVEMBER 1997

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

J (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

24 PIN SHOWN



	PINS**	24		28		32		40	
DIM		NARR	WIDE	NARR	WIDE	NARR	WIDE	NARR	WIDE
А	MAX	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)
	MIN	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)
В	MAX	1.265(32,13)	1.265(32,13)	1.465(37,21)	1.465(37,21)	1.668(42,37)	1.668(42,37)	2.068(52,53)	2.068(52,53)
	MIN	1.235(31,37)	1.235(31,37)	1.435(36,45)	1.435(36,45)	1.632(41,45)	1.632(41,45)	2.032(51,61)	2.032(51,61)
С	MAX	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)
	MIN	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)
			1	M.M.M.	N.CO.	WT .	WW.	1001.0	WTIE

4040084/B 04/95

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only. WWW.100Y.COM



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated