勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

WWW.100X.COM.TV

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

This Data Sheet is Applicable to All TMS27C512s and TMS27PC512s Symbolized with Code "B" as Described on Page 182.

- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 512K MOS **ROMs, PROMs, and EPROMs**
- WWW.100Y.COM. All Inputs/Outputs Fully TTL Compatible WWW.100Y.COM.TW
- Max Access/Min Cycle Time

V _{CC} ± 10%	
'27C/PC512-10	100 ns
'27C/PC512-12	120 ns
'27C/PC512-15	150 ns
'27C/PC512-20	200 ns
'27C/PC512-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V_{CC} = 5.25 V)
 - Active ... 158 mW Worst Case Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choices of Operating **Temperature Ranges**
- 512K EPROM Available With MIL-STD-883C **Class B High Reliability Processing** (SMJ27C512)

description

The TMS27C512 series are 524288-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC512 series are 524288-bit, onetime electrically programmable read-only memories.

		<u>70</u>	
A15[28] V _{CC}
A12	2		A14
A7[3		A13
A6	4		A8
A5[5	24] A9
A4[6 🔨		A11
A3[7	22] G/V _{PP}
A2[8		<u>A</u> 10
A1[9	20	
A0[10] DQ7
DQ0	11	18] DQ6
DQ1	12	17] DQ5
DQ2	13	16] DQ4
GND	14	15	DQ3
	N.		
	M PAC	-	COM.
(TOP VI	EW)	

J AND N PACKAGES

(TOP VIEW)

]A7	A12	NN	VCC	A14 A13				OM.
W.10	4	3 2	2 1	32 3	31 30		VIN		CON
A6 🗌	5		0			29	A8		c01
A5 [6					28	_ A9		
A4 [7					27] A11		V.C
A3 🗌	8					26			
A2 [9					25	G/V _{PP}		01.0
A1 [10					24	<u>A</u> 10		. V.
A0 [11					23	Ē		00 -
NC	12					22	DQ7		100
DQ0	13					21	DQ6		
	14	15 1	6 17	18 1	9 20) -	-		1.10.
				ω ,	- LO	1.5			N.1
	ğ	DQ2	DS D	DQ3	DQ5				


	WWW.100Y.COM.TW
WT.	PIN NOMENCLATURE
A0-A15 E DQ0-DQ7 G/VPP GND NC NU VCC	Address Inputs Chip Enable/Powerdown Inputs (programming) / Outputs 13-V Programming Power Supply Ground No Internal Connection Make No External Connection 5-V Power Supply

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787





SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C512 and the TMS27PC512 are pin compatible with 28-pin 512K MOS ROMs, PROMs, and EPROMs.

The TMS27C512 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), and in a 32-lead thin small-outline package (DD and DU suffixes).

The TMS27C512 and TMS27PC512 are offered with two choices of temperature ranges of 0°C to 70°C (JL, NL, FML, and DDL suffixes) and – 40°C to 85°C (JE, NE, FME, and DDE suffixes). The TMS27C512 and TMS27PC512 are also offered with a 168-hour burn-in on both temperature ranges (JL4, NL4, FML4, DDL4, JE4, NE4, FME4, and DDE4 suffixes); see table below.

EPROM AND OTP	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN		D TEMPERATURE RANGES 168 HR. BURN-IN			
PROM	0°C TO 70°C	– 40°C TO 85°C	0°C TO 70°C	– 40°C TO 85°C		
TMS27C512-xxx	COL.	JE	JL4	JE4		
TMS27PC512-xxx	NL	NE	NL4	NE4		
TMS27PC512-xxx	FML	FME	FML4	FME4		
TMS27PC512-xxx	DDL	DDE	DDL4	DDE4		
TMS27PC512-xxx	DUL	DUE	DUL4	DUE4		

All package styles conform to JEDEC standards.

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. The device is programmed using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.



SMLS512F – NOVEMBER 1985 – REVISED JUNE 1995

operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

	V.L.			MODE	War t			
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE
Ē	VIL	VIL	VIH	VIL	VIL	💎 VIH 💙	V	
G/V _{PP}	VIL	VIH	X	VPP	VIL	V _{PP}	N V	Lov.Cu
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	00
A9	X	X	Х	X	Х	Х	V _H ‡	∨ _H ‡
A0	X	X	Х	X	X	X	VIL	VIH
	WW.	V CO	NI.	WWW.	U.S.V.	Wn	CC	DE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
	NW.	1001.0	WEIGH	W	11001.	M.T.Y	97	85

 † X can be V_{IL} or V_{IH}.

 $V_{\rm H} = 12 \text{ V} \pm 0.5 \text{ V}.$

read/output disable

When the outputs of two or more TMS27C512s or TMS27PC512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G}/V_{PP} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

latchup immunity

Latchup immunity on the TMS27C512 and TMS27PC512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A (TTL-level inputs) or 250 μ A (CMOS-level inputs) by applying a high TTL/CMOS signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure (TMS27C512)

Before programming, the TMS27C512 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C512, the window should be covered with an opaque label.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

initializing (TMS27PC512)

The one-time programmable TMS27PC512 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into a PROM cannot be erased.

SNAP! Pulse programming

The 512K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of seven seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved with $\overline{G}/V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, and $\overline{E} = V_{IL}$. Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable, \overline{E} is pulsed.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = 5 \text{ V}$, $\overline{G}/V_{PP} = V_{IL}$, and $\overline{E} = V_{IL}$.

program inhibit

Programming can be inhibited by maintaining a high level input on the \overline{E} pin.

program verify

Programmed bits can be verified when \overline{G}/V_{PP} and $\overline{E} = V_{IL}$.


signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V \pm 0.5 V. Two identifier bytes are accessed by A0; i.e., A0 = V_{IL} accesses the manufacturer code, which is output on DQ0–DQ7; A0 = V_{IH} accesses the device code, which is output on DQ0–DQ7. All other addresses must be held at V_{IL}. The manufacturer code for these devices is 97, and the device code is 85.



SMLS512F – NOVEMBER 1985 – REVISED JUNE 1995

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw








SMLS512F – NOVEMBER 1985 – REVISED JUNE 1995

logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} (see Note 1)	–0.6 V to 7 V
Supply voltage range, VPP	–0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to V _{CC} + 1 V
A9	–0.6 V to 13.5 V
Output voltage range (see Note 1)	–0.6 V to V _{CC} + 1 V
Operating free-air temperature range ('27C512JL and JL4, '27PC512	_NL and NL4,
FML and FML4, DDL and DDL4)	0°C to 70°C
Operating free-air temperature range ('27C512JE and JE4, '27PC512	_NE and NE4,
FME and FME4, DDE and DDE4)	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.



SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

recommended operating conditions

recomr	nended operating	g coi		WW	.100%	.coM	TW
W	NAL 100Y.COM	TT.	WRITH 100Y.OU.TW	MIN	NOM	MAX	UNIT
V	Current succession of COV	Re	ad mode (see Note 2)	4.5	5	5.5	v
VCC	Supply voltage	SN	AP! Pulse programming algorithm	6.25	6.5	6.75	V
G/V _{PP}	Supply voltage	SN	AP! Pulse programming algorithm	12.75	13	13.25	V
V			TTL WWW 1001. MIT	2	AN.	V _{CC} +1	
VIH	High-level dc input vol	age	CMOS	V _{CC} – 0.2	14	VCC+1	V
		<u></u>	TTL TWWW. COM	- 0.5	NWN	0.8	COr
VIL	Low-level dc input volt	age	CMOS	- 0.5		0.2	
T _A	Operating free-air temperature	v. . v. C	TMS27C512JL, JL4 TMS27PC512NL, NL4, FML, FML4, DDL, DDL4	0	WW	70	°C
Τ _Α	Operating free-air temperature	no¥.	TMS27C512JE, JE4 TMS27PC512NE, NE4, FME, FME4, DDE, DDE4	40	W	85	0°C

NOTE 2: V_{CC} must be applied before or at the same time as G/V_{PP} and removed after or at the same time as G/V_{PP}. The device must not be inserted into or removed from the board when VPP or VCC is applied.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	1001. ON.1	TEST CONDITIONS	MIN TYP	PT MAX	UNIT
V	Lligh lovel de output voltage	1001.001.	I _{OH} = – 2.5 mA	3.5		v
Vон	High-level dc output voltage	N.L.COM	I _{OH} = - 20 μA	V _{CC} – 0.1	V	V
Vai		M.Inc. CON	I _{OL} = 2.1 mA	V.COmmercial	0.4	V
VOL	Low-level dc output voltage	W.1001.CO	I _{OL} = 20 μA	COMPT	0.1	V
ц	Input current (leakage)	1007.02	V _I = 0 V to 5.5 V	M.IV	±1	μA
lO	Output current (leakage)	WW. OVY.CC	$V_{O} = 0 V$ to V_{CC}	M. Contra	±1	μA
IPP	G/VPP supply current (during p	program pulse)	<u>G</u> /V _{PP} = 13 V	N.COM	35 50	mA
1		TTL-input level	$V_{CC} = 5.5 V, \dots \overline{E} = V_{IH}$	2	50 500	
ICC1	V _{CC} supply current (standby)	CMOS-input level	$V_{CC} = 5.5 V, \dots \overline{E} = V_{CC}$	1001.001	00 250	μA
ICC2	V _{CC} supply current (active)	WWW.100	$V_{CC} = 5.5 V$, $\overline{E} = V_{IL}$, t _{cycle} = minimum cycle time, outputs open	VI.100Y.CO	15 30	mA

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 MHz^{\ddagger}$

$V_I = 0 V$, $f = 1 MHz$			
	0 - 10	10	pF
V _O = 0 V, f = 1 MHz	10	14	pF
$\overline{G}/V_{PP} = 0 V$, f = 1 MHz	20	25	pF
y. N.100			
y. N.1001.COM.TW			
	$\overline{G}/V_{PP} = 0 V$, f = 1 MHz	G/V _{PP} = 0 V, f = 1 MHz 20	G/V _{PP} = 0 V, f = 1 MHz 20 25

WW.100Y.COM.TW [‡]Capacitance measurements are made on a sample basis only.



SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

switching characteristics over recommended ranges of operating conditions

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C5 '27PC5		'27C5' '27PC5		UNIT
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	
^t a(A) A	Access time from address	. ONLY	11.	100	(JA 7.	120	ns
^t a(E) A	Access time from chip enable	C _L = 100 pF,	N	100	1001.	120	ns
t _{en(G)} C	Dutput enable time from \overline{G}/V_{PP}	1 Series 74 TTL Load,	4	55	1005	55	ns
t _{dis} C	Dutput disable time from \overline{G}/V_{PP} or \overline{E} , whichever occurs first [†]	Input $t_{f} \le 20$ ns,	0	45	0	45	ns
	Dutput data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first [†]	Input t _f ≤ 20 ns	0	44	0	N.C	ns

	PARAMETER	TEST CONDITIONS	'27C512-15 '27PC512-15		UNIT
	N. 1007. ON THE MAN 100 Y.	(SEE NOTES 3 AND 4)	MIN	MIN MAX	
^t a(A)	Access time from address	ONT		150	ns
^t a(E)	Access time from chip enable	C _L = 100 pF, 1 Series 74 TTL Load,	N.	150	ns
ten(G)	Output enable time from G/Vpp		W	75	ns
^t dis	Output disable time from \overline{G}/V_PP or \overline{E} , whichever occurs first \dagger	Input $t_{f} \le 20$ ns,	0	60	ns
^t v(A)	Output data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first [†]	Input t _f ≤ 20 ns	0	A	ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C512-20 '27PC512-20		'27C512-25 '27PC512-25		UNIT
			MIN	MAX	MIN	MAX	WW
^t a(A)	Access time from address	C _L = 100 pF, 1 Series 74 TTL Load, Input t _r ≤ 20 ns, Input t _f ≤ 20 ns	11	200	N.	250	ns
^t a(E)	Access time from chip enable		101.0	200	L.M.	250	ns
ten(G)	Output enable time from G/Vpp		N.	75	Wm	100	ns
^t dis	Output disable time from \overline{G}/V_{PP} or \overline{E} , whichever occurs first [†]		0	60	0	60	ns
^t v(A)	Output data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first [†]		0	V.CO	0	Z	ns

switching characteristics for programming: V_{CC} = 6.50 V and \overline{G}/V_{PP} = 13 V (SNAP! Pulse), T_{Δ} = 25°C (see Note 3) $T_A = 25^{\circ}C$ (see Note 3)

	PARAMETER	MIN	MAX	UNIT
^t dis(G)	Disable time, output from G/VPP	0	130	ns
NOTEO.	2. For all suitables, shows staristics the input suitable laurals are 0.4 V/ts 0.4 V/. There is a second starts are used		for low	المعرفة والمتحاط

3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Reference page 10.)

4. Common test conditions apply for t_{dis} except during programming. WWW.100Y.COM.TW



SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.CO


recommended timing requirements for programming: V_{CC} = 6.50 V and \overline{G}/V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	WW. LUCOM WWW. LCOM TW	MIN	ТҮР	MAX	UNIT
^t w(IPGM)	Pulse duration, initial program	95	100	105	μs
^t su(A)	Setup time, address	2	W.100		μs
^t su(D)	Setup time, data	2	1	0Y.~	μs
^t su(VPP	Setup time, G/V _{PP}	2		MY.	μs
^t su(VCC)	Setup time, V _{CC}	2	WW.		μs
^t h(A)	Hold time, address	0	W	100	μs
^t h(D)	Hold time, data	2	N T	N 100	μs
^t h(VPP)	Hold time, G/V _{PP}	2	MW.	10	μs
^t rec(PG)	Recovery time, G/V _{PP}	2	WW	M.Y	μs
^t EHD	Data valid from E low	T		N 1	μs
^t r(PG)G	Rise time, G/Vpp	50	N		ns
		146		TANK AT	


NOTE 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Reference below.)







AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F – NOVEMBER 1985 – REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION





Figure 3. Read-Cycle Timing



 \pm 13-V G/V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)




SMLS512F – NOVEMBER 1985 – REVISED JUNE 1995

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

device symbolization

This data sheet is applicable to all TI TMS27C512 CMOS EPROMs and TMS27PC512 CMOS OTP PROMs with the data sheet revision code "B" as shown below.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated