NUARY 1993

TWI DOX.COM	WW TI 100Y.CO. TW	SMLS128E-OCTC	DBER 1984-REVISED JAN
This Data Sheet is Applicable TMS27C128s and TMS27PC with Code "B" as Described of	C128s Symbolized	J AND N P (TOP V	ACKAGES /IEW)
• Organization 16K × 8			28 V _{CC}
• Single 5-V Power Supply		A12[2 A7[3	27] PGM 26] A13
• Pin Compatible With Existi ROMs, PROMs, and EPROI		A6[4 A5[5 A4[6	25] A8 24] A9 23] A11
All Inputs/Outputs Fully TT	L Compatible	A3 7	22 🛛 🖸
• Max Access/Min Cycle Tim V _{CC} ± 10%	es 勝特力材料886-3-5753170	A2[8 A1[9 A0[10	21] A10 20] E 19] DQ7
'27C128-12120 ns'27C/PC128-15150 ns'27C/PC128-20200 ns'27C/PC128-25250 ns	胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	DQ0[11	18] DQ6 17] DQ5 16] DQ4 15] DQ3
Power Saving CMOS Techn	nology	CON.	WWW.
• Very High-Speed SNAP! Pu	Ise Programming	.CO.TW	WW
3-State Output Buffers			CKAGE VIEW)
 400-mV Minimum DC Noise Standard TTL Loads 	e Immunity With	A7 A12 VPP	A13 A13 A13
 Latchup Immunity of 250 m and Output Lines 		6 5 6	1 32 31 30 29 A8 28 A9
 Low Power Dissipation (V₀ Active 158 mW Wors Standby 1.4 mW Wor (CMOS Input) 	CC = 5.25 V)At CaseAst CaseAut Levels)A	4]7 3]8 2]9 1]10	27 A11 26 NC 25 G 24 A10
 PEP4 Version Available Wir Burn-In and Choices of Op Temperature Ranges 	th 168-Hour No	0] 11 C] 12 0] 13 <u>14 15 16 1</u>	23] Ē 22[DQ7 21[DQ6 17 18 19 20
 128K EPROM Available With Class B High-Reliability Pro (SMJ27C128) 		V DQ1	D D D D 2 D D D 0 D D D 0 D D D 0 D D 0 D D 0 D D 0 D D 0 D 0
description	WWW.100 Y.COM.I	WWW.	1002.COM.
The TMS27C128 series ultraviolet-light erasable programmable read-only mem		B Address Inj	e/Powerdown

The TMS27PC128 series are 131 072-bit, one read-only time electrically programmable WWW WWW.100Y.C memories.

	PIN NOMENCLATURE
A0-A13 E G ND NC NU PGM DQ0-DQ7 V _{CC} V _{PP}	Address Inputs Chip Enable/Powerdown Output Enable Ground No Connection Make No External Connection Program Inputs (programming)/Outputs 5-V Power Supply 12-13 V Programming Power Supply
۲FF	

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

WW



Copyright © 1993, Texas Instruments Incorporated

SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C128 and the TMS27PC128 are pin compatible with 28-pin 128K MOS ROMs, PROMs, and EPROMs.

The TMS27C128 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15.2-mm (600-mil) centers. The TMS27C128 is offered with two operating temperature ranges of 0°C to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). The TMS27C128 is also offered with 168-hour burn-in temperature ranges (JL4 and JE4 suffixes). (See table below).

The TMS27PC128 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC128 is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC128 is also offered with two operating temperature ranges of 0°C to 70°C (NL and FML suffixes) and -40°C to 85°C (NE and FME suffixes). The TMS27PC128 is also offered with 168 hour burn-in temperature ranges (NL4, FML4, NE4, and FME4 suffixes). (See table below).

EPROM AND PROM	TEMPERAT	R OPERATING URE RANGES PEP4 BURN-IN	TEMPERATURI	COPERATING E RANGES WITH IR. BURN-IN
FROM 100	0°C TO 70°C	–40 °C TO 85°C	0°C TO 70°C	-40 °C TO 85°C
TMS27C128-XXX	JL	JE	JL4	JE4
TMS27PC128-XXX	NL	NE NE	NL4	NE4
TMS27PC128-XXX	FML	FME	FML4	FME4

All package styles conform to JEDEC standards.

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable by using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13.0 V and a V_{CC} of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

operation

The seven modes of operation are listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for VPP during programming (13 V for SNAP! Pulse), and 12 V on A9 for the signature mode. IN 100Y.C

FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE
Ē	VIL	VIL	VIH 🔨	VIL	VIL	VIH	1004	/IL
G	VIL	VIH	X†	VIH	VIL	X 🔨	100.1	/IL
PGM	VIH	VIH	Х	VIL	VIH	Х		(IH COM
VPP	Vcc	Vcc	Vcc	VPP	VPP	VPP	V	CC 00
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc 🔍	V	CC
A9	X	C X	X	X	X	X	VH	V _H ‡
A0	X	X	Х	X	X	Х	VIL	VIH
<	10	DY.C	T.	W 10	Mon.		CC	DDE
DQ0–DQ7	27 Data Out HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE	
	.WW.	CO IS	NI.	WWW.	S.CO	Wm	97	83

WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.COM.



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

read/output disable

When the outputs of two or more TMS27C128s or TMS27PC128s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

latchup immunity

Latchup immunity on the TMS27C128 and TMS27PC128 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A (TTL-level inputs) or 250 μ A (CMOS-level inputs) by applying a high TTL or CMOS signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure (TMS27C128)

Before programming, the TMS27C128 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are at the logic high level. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C128, the window should be covered with an opaque label.

initializing (TMS27PC128)

The one-time programmable TMS27PC128 PROM is provided with all bits at the logic high level. The logic lows are programmed into the desired locations. Logic lows programmed into a PROM cannot be erased.

SNAP! Pulse programming

The 128K EPROM and PROM are programmed using the TI SNAP! Pulse programming algorithm, illustrated by the flowchart in Figure 1, which programs in a nominal time of two seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13$ V, $V_{CC} = 6.5$ V, $\overline{G} = V_{IH}$, and $\overline{E} = V_{IL}$. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5$ V.

program inhibit

Programming may be inhibited by maintaining a high level input on the \overline{E} or \overline{PGM} pin.





SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

program verify

Programmed bits may be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V \pm 0.5 V. Two identifier bytes are accessed by A0; i.e., A0 = V_{IL} accesses the manufacturer code, which is output on DQ0–DQ7; A0 = V_{IH} accesses the device code, which is output on DQ0–DQ7. All other addresses must be held at V_{IL}. The manufacturer code for these devices is 97, and the device code is 83.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

OM.TW

WWW.100Y.COM.TW



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993





Figure 1. SNAP! Pulse Programming Flowchart



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

logic symbol[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} (see Note 1)	–0.6 V to 7 V
Supply voltage range, V _{PP} (see Note 1)	
Input voltage range (see Note 1), All inputs except A9	
A9	0.6 V to 13.5 V
Output voltage range (see Note 1)	-0.6 V to V _{CC} + 1 V
Operating free-air temperature range ('27C128JL and JL4, '27PC128NI	L, and NL4
FML, and FML4)	0°C to 70°C
Operating free-air temperature range ('27C128- JE and JE4, '27PC128- NE	E, NE4, CONTRACTOR 1
FME, and FME4)	
Storage temperature range	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

recommended operating conditions

					- 7		
MM	100Y.CONTR	AL.	100Y. ONLTW	MIN	NOM	MAX	UNIT
	Cumple under an and	Read mode (see Note 2)		4.5	5	5.5	
Vcc	Supply voltage	SNAP! Pulse p	rogramming algorithm	6.25	6.5	6.75	V
V _{PP} S	Curral Vicelana	Read mode	W.ION COM.	V _{CC} -0.6	N.100	VCC + 0.6	V
	Supply voltage	SNAP! Pulse p	rogramming algorithm	12.75	13	13.25	V
	Ligh level de input veltege		TTL OOY.CONTY	2	-1	V _{CC} +1	v
VIH	High-level dc input voltage		CMOS	V _{CC} -0.2	YAN.	Vcc+1	V
	Low-level dc input voltage		TTL UN.100 COM.	-0.5	WW	0.8	V
VIL			CMOS	-0.5		0.2	V
Τ _Α	Operating free-air temperature	MITW	'27C128JL,JL4 '27PC128NL,NL4 FML, FML4	0	MM	70	0°C
Τ _Α	Operating free-air temperature	COM.IW	'27C128JE,JE4 '27PC128NE,NE4 FME, FME4	-40	M	70	°C

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when VPP or VCC is applied. WWW.100Y

electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN TYP [†]	MAX	UNIT
		M.IW	I _{OH} = -2.5 mA	3.5		V.V
Vон	High-level dc output voltage	MY.COM TW	I _{OH} = -20 μA	V _{CC} -0.1	W.	V
Vai	Low-level dc output voltage	N.COM.	I _{OL} = 2.1 mA	WT	0.4	V
VOL	Low-level dc output voltage		l _{OL} = 20 μA	CONT	0.1	V
lj	Input current (leakage)		V _I = 0 to 5.5 V	CONT	±1	μA
ю	Output current (leakage)		$V_{O} = 0$ to V_{CC}	T.M.	±1	μA
IPP1	Vpp supply current		VPP = V _{CC} = 5.5 V	N.CO. 11	10	μA
IPP2	VPP supply current (during prog	ram pulse)	Vpp = 13 V	35	50	mA
	Ve - oursely ourrest (standby)	TTL-input level	$V_{CC} = 5.5 \text{ V}, \overline{\text{E}} = \text{V}_{\text{IH}}$	250	500	μA
ICC1	V _{CC} supply current (standby)	CMOS-input level	$V_{CC} = 5.5 V, \overline{E} = V_{CC}$	100	250	μA
ICC2	V _{CC} supply current (active)	WWW.100X.CC	$V_{CC} = 5.5 V, \overline{E} = V_{IL},$ t _{cycle} = minimum cycle time, outputs open	1007.0015	30	mA

and operating free-air capacitance over recommended ranges of supply voltage temperature, f = 1 MHz[‡]

PARAMETER	TEST CONDITIONS	. N	IN TYP	MAX	UNIT
C _i Input capacitance	V _I = 0, f = 1 MHz		6	10	pF
CO Output capacitance	$V_{O} = 0, f = 1 MHz$	NN	10	14	рF
Capacitance measurements are m	nade on sample basis only.				
	WWWWWWWWWWWWWWWWWWWWWWWWWWW		料 886-3		70

Capacitance measurements are made on sample basis only. WWW.100Y.COM.TW



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

NN.	1002 DADAMETER	TEST CONDITIONS		'27C128-12		'27C/PC128-15	
PARAMETER		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	UNIT
^t a(A)	Access time from address	CONTRACT		120	J.V	150	ns
^t a(E)	Access time from chip enable	C _L = 100 pF, 1 Series 74 TTL Load,		120	00	150	ns
ten(G)	Output enable time from G			55	700 1.	75	ns
t _{dis} 🔨	Output disable time from \overline{G} or \overline{E} , whichever occurs first [†]	Input t _r ≤ 20 ns, Input t _f ≤ 20 ns	0	45	0	60	ns
t _{v(A)}	Output data valid time after change of address, E, or G, whichever occurs first [†]		0	WW	000	Y.CO	ns

	WWW.LOW.COM WY	TEST CONDITIONS	'27C/P	C128-20	'27C/PC128-25		UNIT
	COM. 1	(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	
^t a(A)	Access time from address	C _I = 100 pF,		200	WW	250	ns
^t a(E)	Access time from chip enable		T	200		250	ns
ten(G)	Output enable time from G	1 Series 74 TTL Load,	VIII	75	AN AL	100	ns
^t dis	Output disable time from $\overline{G}o$ r \overline{E} , whichever occurs first \dagger	Input t _r ≤ 20 ns, Input t _f ≤ 20 ns	0	60	0	60	ns
t _{v(A)}	Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first [†]		0	N	0		ns

[†] Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	PARAMETER	MIN	NOM	MAX	UNIT
^t dis(G)	Output disable time from G	0	N	130	ns
t _{en(G)}	Output enable time from G	ON.,	N.	150	ns

recommended timing requirements for programming: V_{CC} = 6.5 V and V_{PP} =13 V (SNAP! Pulse), T_A = 25°C (see Note 3)


		W.100 M.I.	MIN	NOM	MAX	UNIT
^t w(IPGM)	Initial program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μs
^t su(A)	Address setup time	NTT AND YOUNG THE WAY 100	2	TIM	N	μs
t _{su(E)}	E setup time	WW.row.COm. WWW.	2	. T	N	μs
t _{su(G)}	G setup time	WW.ING CONT.	2	0Nr.	-	μs
t _{su(D)}	Data setup time	NI 1001. ONLY	2	COM		μs
t _{su(VPP)}	VPP setup time	WWW. 100X. CONTRA WWW	002		L.T.W	μs
t _{su} (VCC)	V _{CC} setup time	WWW. OY.COM WWW	2	1.00	17.	μs
^t h(A)	Address hold time	WW.Los COM.	0	V.CO	Mr.	μs
^t h(D)	Data hold time	W. 100 CONT	2		DW.,	μs


NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference page 10).

Common test conditions apply for t_{dis} except during programming.




SMLS128E-OCTOBER 1984-REVISED JANUARY 1993





↓ C_L = 100 pF Figure 2. AC Testing Output Load Circuit

AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read Cycle Timing



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993



[†] t_{dis(G)} and t_{en(G)} are characteristics of the device but must be accommodated by the programmer. 13-V V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming.

Figure 4. Program Cycle Timing

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




WWW.100Y.COM.TW

SMLS128E-OCTOBER 1984-REVISED JANUARY 1993

device symbolization

This data sheet is applicable to all TI TMS27C128 CMOS EPROMs and TMS27PC128 PROMs with the data sheet revision code "B" as shown below.




WWW.100X

WWW.100Y.COM.T 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW



SMLS128E-OCTOBER 1984-REVISED JANUARY 1993



TYPICAL TMS27C/PC128 CHARACTERISTICS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 Http://www. 100y. com. tw

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated