

32K × 8 ELECTRICALLY ERASABLE EPROM


GENERAL DESCRIPTION

The W27C257 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 32768×8 bits that operates on a single 5 volt power supply. The W27C257 provides an electrical chip erase function. This part was the same EPROM Writer's utilities as the W27E257.

FEATURES


- High speed access time: 100/120 nS (max.)
- · Read operating current: 30 mA (max.)
- Erase/Programming operating current 30 mA (max.)
- Standby current: 1 mA (max.)
- Single 5V power supply

PIN CONFIGURATIONS



- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 28-pin 600 mil DIP and 32-pin PLCC

BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0-A14	Address Inputs
Q0-Q7	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
VPP	Program/Erase Supply Voltage
Vcc	Power Supply
GND	Ground
NC	No Connection

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W27C257



FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27C257 has two control functions, both of which produce data at the outputs.

 $\overline{\text{CE}}$ is for power control and chip select. $\overline{\text{OE}}$ controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from $\overline{\text{CE}}$ to output (TCE), and data are available at the outputs TOE after the falling edge of $\overline{\text{OE}}$, if TACC and TCE timings are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C257 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when VPP is raised to VPE (14V), VCC = VCE (5V), \overline{OE} = VIH (2V or above but lower than VCC), A9 = VHH (14V), A0 = VIL (0.8V or below but higher than GND), and all other address pins equal VIL and data input pins equal VIH. Pulsing \overline{CE} low starts the erase operation.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VPP = VPE (14V), $\overline{CE} = VIH$, and $\overline{OE} = VIH$

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when VPP is raised to VPP (12V), VCC = VCP (5V), $\overline{OE} = VIH$, the address pins equal the desired address, and the input pins equal the desired inputs. Pulsing \overline{CE} low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether or not they have been successfully programmed with the desired data. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP = VPP (12V), $\overline{CE} = VIH$, and $\overline{OE} = VIL$.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When $\overline{CE} = VIH$, erasing or programming of non-target chips is inhibited, so that except for the \overline{CE} and \overline{OE} pins, the W27C257 may have common inputs.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W27C257



Standby Mode

The standby mode significantly reduces VCC current. This mode is entered when $\overline{CE} = VIH$. In standby mode, all outputs are in a high impedance state, independent of \overline{OE} .

Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C257 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are interested in three supply current issues: standby current levels (IsB), active current levels (Icc), and transient current peaks produced by the falling and rising edges of $\overline{\text{CE}}$. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μ F ceramic capacitor connected between its Vcc and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 μ F electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

TABLE OF OPERATING MODES

(VPP = 12V, VPE = 14V, VHH = 12V, VCP = 5V, X = VIH or VIL)

MODE	WW	700 x.	COM	PINS			N.100 CO
WWW.100Y.COM.TW	CE	OE	A0	A9	Vcc	VPP	OUTPUTS
Read	VIL	VIL	X	X	Vcc	Vcc	Dout
Output Disable	VIL	VIH	X	X	Vcc	Vcc	High Z
Standby (TTL)	ViH	Х	X	X	Vcc	Vcc	High Z
Standby (CMOS)	Vcc ±0.3V	Х	X	X	Vcc	Vcc	High Z
Program	VIL	VIH	X	X	VCP	VPP	DIN
Program Verify	VIH	VIL	XOO	Χ	VCP	VPP	Dout
Program Inhibit	VIH	VIH	X	X	VCP	VPP	High Z
Erase WWW.	ViL	VIH	VIL	VPE	Vcc	VPE	DIH
Erase Verify	ViH	VIL	Χ	X	Vcc	VPE	Dout
Erase Inhibit	VIH	VIH	X	X	VCP	VPP	High Z
Product Identifier-manufacturer	CONVIL	VIL	VIL	Vнн	Vcc	Vcc	DA (Hex)
Product Identifier-device	COVIL	VIL	VIH	Vнн	Vcc	Vcc	02 (Hex)

100Y.COM.TW

WWW.100Y.COM.





DC CHARACTERISTICS

Absolute Maximum Ratings

DC CHARACTERISTICS Absolute Maximum Ratings		
PARAMETER	RATING	UNIT
Ambient Temperature with Power Applied	-55 to +125	°C
Storage Temperature	-65 to +125	°C
Voltage on all pins with Respect to Ground Except VPP, A9 and Vcc pins	-0.5 to Vcc +0.5	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	N V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on Vcc Pin with Respect to Ground	-0.5 to +7	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the WWW.100Y.CO WWW.100Y.COM WWW.100Y.COM.TW

DC Erase Characteristics

PARAMETER	SYM.	CONDITIONS	Ý.	LIMITS	100 X.C	UNIT
	WW	W.100Y.COM.	MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-10	WW	10	μΑ
Vcc Erase Current	ICP	CE = VIL	TW	-111	30	mA
VPP Erase Current	IPP	CE = VIL	NPT 3	- 1	30	mA
nput Low Voltage	VIL	MAN. TOON.CO	-0.3	- 1	0.8	100 V
nput High Voltage	VIH	MMM. TOON.CO	2.4	-	5.5	10(V)
output Low Voltage (Verify)	VOL	IOL = 2.1 mA	- TY	I -	0.45	V
Output High Voltage (Verify)	Voн	IOH = -0.4 mA	2.4	W -	WW	100
9 Erase Voltage	VID	WW.IO	13.75	14	14.25	V
/PP Erase Voltage	VPE	MANN	13.75	14	14.25	V
cc Supply Voltage (Erase)	VCE	M.In.	4.5	5.0	5.5	V

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
put Capacitance	CIN	VIN = 0V	6	pF
tput Capacitance	Соит	Vout = 0V	12	pF




AC CHARACTERISTICS

AC Test Conditions

AC Test Conditions	
PARAMETER	CONDITIONS
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	10 nS
Input and Output Timing Reference Level	0.8V/2.0V
Output Load	CL = 100 pF, IOH/IOL = -0.4 mA/2.1 m

AC Test Load and Waveform





READ OPERATION DC CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, TA = 0 \text{ to } 70^{\circ} C)$

PARAMETER	SYM.	CONDITIONS	1, 100)	LIMITS	LTW	UNIT
	100Y	COM.TW V	MIN.	TYP.	MAX.	
Input Load Current	JLI	VIN = 0V to VCC	-5	ONF	5	μΑ
Output Leakage Current	ILO	Vout = 0V to Vcc	-10	007.0	10	μΑ
Vcc Standby Current	ISB	CE = VIH	MA	100X.	1.0	mA
	ISB1	CE = Vcc ±0.2V	M	5	100	μΑ
Vcc Operating Current	Icc	CE = VIL IOUT = 0 mA f = 5 MHz	MM	NN.10	30	mA
VPP Operating Current	IPP	VPP = VCC		WW.	100	μΑ
Input Low Voltage	VIL	VM:100 X-COM: I	-0.3	N PV	0.8	V
Input High Voltage	ViH	MM:Ton - COM:	2.2	TATE OF THE	Vcc +0.5	V
Output Low Voltage	Vol	IOL = 2.1 mA		- W	0.45	O _V V
Output High Voltage	Vон	IOH = -0.4 mA	2.4	- 1	W.100 P	COA.
VPP Operating Voltage	VPP	W 1, 1901.	Vcc -0.7	-	Vcc	V

READ OPERATION AC CHARACTERISTICS

PARAMETER	SYM.	W27	C257-10	W27C	257-12	UNIT
	TW	MIN.	MAX.	MIN.	MAX.	1001
Read Cycle Time	TRC	100	1007.00	120	17.11	nS
Chip Enable Access Time	TCE	-1/1/	100	OM.TW	120	nS
Address Access Time	TACC	- W	100	MITH	120	nS
Output Enable Access Time	TOE	- 1	50	COM TW	60 🕥	nS
OE High to High-Z Output	TDF	N -	30	CUT	30	nS
Output Hold from Address Change	Тон	W 0	MAN W. TOO	Y.COM.J	- N	nS

WWW.100Y.COM.TW Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



DC PROGRAMMING CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 25^{\circ} C \pm 5^{\circ} C)$

SYM.	CONDITIONS	N 100Y.	LIMITS		UNIT
Y.COM	IN MM	MIN.	TYP.	MAX.	
1 ILI	VIN = VIL or VIH	-10	V.Co	10	μΑ
ICP	CE = VIL	W 10	17.00	30	mA
IPP	CE = VIL	- T.N.1	001-00	30	mA
VIL	M.TVI	-0.3	1003.C	0.8	V
VIH	OM.TW	2.4	1.100X.	5.5	V
Vol	IOL = 2.1 mA	MM	N.1001	0.45	V
Vон	IOH = -0.4 mA	2.4	700	I.C.	TV
VID	Y.COM.TW	11.5	12.0	12.5	V
VPP	OY.COM	11.75	12.0	12.25	V
VCP	OOY.COM	4.5	5.0	5.5	V
	ILI ICP IPP VIL VIH VOL VOH VID VPP	ILI	MIN. ILI VIN = VIL or VIH -10 ICP \overline{CE} = VIL -	MIN. TYP. ILI VIN = VIL or VIH -10 -	MIN. TYP. MAX. ILI VIN = VIL or VIH -10 - 10 ICP CE = VIL - - 30 IPP CE = VIL - - 30 VIL - - 0.8 VIH - 2.4 - 5.5 VOL IOL = 2.1 mA - - 0.45 VOH IOH = -0.4 mA 2.4 - - VID - 11.5 12.0 12.5 VPP - 11.75 12.0 12.25

AC PROGRAMMING/ERASE CHARACTERISTICS


PARAMETER	SYM.	M.	LIMITS	MAITO	UNIT
	M.1001.	MIN.	TYP.	MAX.	ov.C
VPP Setup Time	Tvps	2.0	N -	WW.	μS
Address Setup Time	TAS	2.0	- N	WWW	μS
Data Setup Time	TDS	2.0		- WY	μS
CE Program Pulse Width	TPWP	95	100	105	μS
CE Erase Pulse Width	TPWE	95	100	105	mS
Data Hold Time	TDH	2.0	M.	- 11	μS
OE Setup Time	Toes	2.0	OM:	-	μS
Data Valid from OE	Toev	1.100	ONE	150	nS
OE High to Output High Z	TDFP	0	COA	130	nS
Address Hold Time	Тан	0	I'COM.	rw-	μS
Address Hold Time after CE High (Erase)	TAHC	2.0	N.COM	TV	μS

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.




TIMING WAVEFORMS

AC Read Waveform



Erase Waveform



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 NW.100Y.COM.TW Http://www. 100y. com. tw


MO

W27C257



Timing Waveforms, continued

Programming Waveform




Http://www.100y.com.tw

W.100Y.COM.TW



SMART PROGRAMMING ALGORITHM




特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W27C257



SMART ERASE ALGORITHM



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw





ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY VCC CURRENT MAX. (mA)	PACKAGE
W27C257-10	100	30	100	600 mil DIP
W27C257-12	120	30	100	600 mil DIP
W27C257P-10	100	30	100	32-pin PLCC
W27C257P-12	120	30	100	32-pin PLCC

Notes:

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of the left of the WWW.100Y.COM.TW WWW.100Y.C applications where personal injury might occur as a consequence of product failure. WWW.100

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw






PACKAGE DIMENSIONS

28-pin P-DIP



32-pin PLCC



WWW.100Y.COM.TW



VERSION HISTORY

VERSION A1	DATE Mar. 1998	PAGE	DESCRIPTION Initial Issued
A2	Sep. 1998	6	Correct Imput High Voltage (VIH) from 2.0 (min) to 2.2 (max
	WW	4 , 6, 7	Correct Vcc from 5.0 ±10% to 5.0 ±5%

WW.100Y.COM.TW

WWW.100Y.COM.T 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM

WWW.100



Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5796096 http://www.winbond.com.tw/

Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502

Winbond Electronics North America Corp.
Winbond Memory Lab.
Winbond Microsci Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Winbond Microelectronics Corp. Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 WWW.100Y.COM.TW FAX: 408-5441798

MMM.100X.C

100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TV

Note: All data and specifications are subject to change without notice. MMM.100A.COM;