

# **8-BIT MICROCONTROLLER**

#### **GENERAL DESCRIPTION**

The W78E51B is an 8-bit microcontroller which can accommodate a wider frequency range with low power consumption. The instruction set for the W78E51B is fully compatible with the standard 8051. The W78E51B contains an 4K bytes Flash EPROM; a 128 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit I/O port P4; two 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by seven sources two-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78E51B allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

The W78E51B microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

#### **FEATURES**

- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 4.5V to 5.5V
- 128 bytes of on-chip scratchpad RAM
- 4 KB On-chip Flash EPROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports
- One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package)
- Two 16-bit timer/counters
- One full duplex serial port(UART)
- Watchdog Timer
- · Seven sources, two-level interrupt capability
- EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:
  - DIP 40: W78E51B-24/40
  - PLCC 44: W78E51BP-24/40
  - PQFP 44: W78E51BF-24/40

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NWW.I

100Y.COM.TW

M.TW

100Y.COM.

OM.TW

WWW.100Y.COM.

WWW.100



Y.COM.TW

00Y.COM.TW 100Y.COM.TW V.100Y.COM.TW

W.100Y.COM.TW W.100Y.COM.TW

WWW.HOY.COM.TW

WW.100Y.CO

WWW.100

NNN

#### **PIN CONFIGURATIONS**

40-Pin DIP (W78E51B)

| <b>NATION</b> 3 |              |          |        |           |       |    |
|-----------------|--------------|----------|--------|-----------|-------|----|
| YOUTHOY         | TIM          | 1        | N      | 100       | Y.Com | TN |
| 78E51B)         |              |          |        |           |       |    |
| W.100           |              |          |        |           |       |    |
|                 |              |          |        |           |       |    |
|                 | P1.0         | $1 \cup$ | 40 🗋 🔪 | /DD       |       |    |
|                 | P1.1 🗆       | 2        | 39 🗆 I | P0.0, AD0 |       |    |
|                 | P1.2         | 3        | 38 🗆 F | P0.1, AD1 |       |    |
|                 | P1.3 [       | 4        | 37 🗆 F | P0.2, AD2 |       |    |
|                 | P1.4 🗆       | 5        | 36 🗆 F | P0.3, AD3 |       |    |
|                 | P1.5 🗆       | 6        | 35 🗖 F | P0.4, AD4 |       |    |
|                 | P1.6         | 7        | 34 🗆 F | P0.5, AD5 |       |    |
|                 | P1.7         | 8        | 33 🗖 F | P0.6, AD6 |       |    |
|                 | RST 🗆        | 9        | 32 🗖 F | P0.7, AD7 |       |    |
|                 | RXD, P3.0 🗌  | 10       | 31 🗆 Ē | ĒĀ        |       |    |
|                 | TXD, P3.1    | 11       | 30 🗇 / | ALE       |       |    |
|                 | INT0, P3.2   | 12       | 29 🗆 🖡 | PSEN      |       |    |
|                 | INT1, P3.3 🗆 | 13       | 28 🗆 F | P2.7, A15 |       |    |
|                 | T0, P3.4 🛛   | 14       | 27 🗋 F | P2.6, A14 |       |    |
|                 | T1, P3.5 🗌   | 15       | 26 🗆 F | P2.5, A13 |       |    |
|                 | WR, P3.6     | 16       | 25 🗆 F | P2.4, A12 |       |    |
|                 | RD, P3.7     | 17       | 24 🗆 F | P2.3, A11 |       |    |
|                 | XTAL2        | 18       | 23 🗆 F | P2.2, A10 |       |    |
|                 | XTAL1        | 19       | 22 🗖 F | P2.1, A9  |       |    |
|                 | VSS 🗆        | 20       | 21 🗋 F | P2.0, A8  |       |    |
|                 | WWW          | - N      | COM    |           |       |    |
|                 |              |          |        |           |       |    |
|                 |              |          |        |           |       |    |
|                 |              |          |        |           |       |    |
|                 |              |          |        |           |       |    |

| 44-Pin PLCC (W78E51BP)   |  | 44-Pin QFP (W78E51BF)                                |   |
|--|--|--|---|
| P1.6     8     3       P1.7     9     3       RST     10     3       RXD, P3.0     11     3       INT2, P4.3     12     3       TXD, P3.1     13     3       INT0, P3.2     14     3       INT1, P3.3     15     3       T0, P3.4     16     3 | 9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9 | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 33       □       P0.4, A         32       □       P0.5, A         31       □       P0.6, A         30       □       P0.7, A         29       □       EA         28       □       P4.1         27       □       ALE         26       □       PSEN         25       □       P2.7, A         24       □       P2.6, A         23       □       P2.6, A |

- 2 -

WWW.100Y.COM.T

WWW.100Y.COM.TW

-2 WWW.100Y.COM.

WWW.100X

### W78E51B

Y.COM.TW DY.COM.TW DOX.COM.TW

100Y.COM.TV V.100Y.COM.T

W.100Y.COM. WW.100Y.COM

# W78E51B

# Winbond


#### **PIN DESCRIPTION**

| SYMBOL    | DESCRIPTIONS   |
|-----------|--|
| ĒĀ        | <b>EXTERNAL ACCESS ENABLE</b> : This pin forces the processor to execute out of externa ROM. It should be kept high to access internal ROM. The ROM address and data will not be presented on the bus if $\overline{EA}$ pin is high and the program counter is within on-chip ROM area.   |
| PSEN      | <b>PROGRAM STORE ENABLE</b> : PSEN enables the external ROM data onto the Port 0 address/ data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.   |
| ALE       | ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0.  |
| RST       | <b>RESET</b> : A high on this pin for two machine cycles while the oscillator is running resets the device.  |
| XTAL1     | <b>CRYSTAL1</b> : This is the crystal oscillator input. This pin may be driven by an external clock.   |
| XTAL2     | CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.   |
| Vss       | GROUND: Ground potential   |
| VDD       | POWER SUPPLY: Supply voltage for operation.  |
| P0.0–P0.7 | <b>PORT 0</b> : Port 0 is a bi-directional I/O port which also provides a multiplexed low order address/data bus during accesses to external memory. The pins of Port 0 can be individually configured to open-drain or standard port with internal pull-ups.  |
| P1.0-P1.7 | <ul> <li>PORT 1: Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below:</li> <li>T2(P1.0): Timer/Counter 2 external count input</li> <li>T2EX(P1.1): Timer/Counter 2 Reload/Capture control</li> </ul>   |
| P2.0-P2.7 | <b>PORT 2</b> : Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.  |
| P3.0–P3.7 | PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below:         RXD(P3.0) : Serial Port receiver input         TXD(P3.1) : Serial Port transmitter output         INT0 (P3.2) : External Interrupt 0         INT1 (P3.3) : External Interrupt 1         T0(P3.4) : Timer 0 External Input         T1(P3.5) : Timer 1 External Input         WR (P3.6) : External Data Memory Write Strobe         RD (P3.7) : External Data Memory Read Strobe |
| P4.0-P4.3 | <b>PORT 4:</b> Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2 / INT3 ).  |



# W78E51B

#### Vinbond Electronics Corp.



#### FUNCTIONAL DESCRIPTION

The W78E51B architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 128 bytes of RAM, two timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

#### **New Defined Peripheral**

In order to be more suitable for I/O, an extra 4-bit bit-addressable port P4 and two external interrupt INT2, INT3 has been added to either the PLCC or QFP 44 pin package. And description follows:



# W78E51B

#### 1. INT2 / INT3

Two additional external interrupts, INT2 and INT3, whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB (/CLR) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.

#### XICON - external interrupt control (C0H)

|  | PX3 | EX3 | IE3 | IT3 | PX2 | EX2 | IE2 | IT2 |
|--|-----|-----|-----|-----|-----|-----|-----|-----|
|--|-----|-----|-----|-----|-----|-----|-----|-----|

PX3: External interrupt 3 priority high if set

EX3: External interrupt 3 enable if set

IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced

IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software

PX2: External interrupt 2 priority high if set

EX2: External interrupt 2 enable if set

IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced

IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software

#### Seven-source interrupt information:

| INTERRUPT SOURCE     | VECTOR<br>ADDRESS | POLLING<br>SEQUENCE WITHIN<br>PRIORITY LEVEL | ENABLE<br>REQUIRED<br>SETTINGS | INTERRUPT<br>TYPE<br>EDGE/LEVEL |
|----------------------|-------------------|--|--------------------------------|---------------------------------|
| External Interrupt 0 | 03H               | 0 (highest)                                  | 1E.0                           | TCON.0                          |
| Timer/Counter 0      | 0BH               | TWW 1 COM                                    | IE.1                           | WWW. BOX.CO.                    |
| External Interrupt 1 | 13H               | 2 0  | IE.2                           | TCON.2                          |
| Timer/Counter 1      | 1BH               | 3  | IE.3                           | N. 100 - C                      |
| Serial Port          | 23H               | 4 100  | IE.4                           | W 1001.                         |
| External Interrupt 2 | 33H               | 5  | XICON.2                        | XICON.0                         |
| External Interrupt 3 | 3BH               | 6 (lowest)                                   | XICON.6                        | XICON.3                         |

#### 2. PORT4

Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1, except the P4.3 and P4.2 are alternative function pins. It can be used as general I/O pins or external interrupt input sources ( $\overline{INT2}$ ,  $\overline{INT3}$ ).

Example:

| P4  | REG 0D8H     |                                      |
|-----|--------------|--------------------------------------|
| MOV | P4, #0AH     | ; Output data "A" through P4.0–P4.3. |
| MOV | A, P4        | ; Read P4 status to Accumulator.     |
| ORL | P4,#0000001  | B ; Set bit P4.0                     |
| ANL | P4,#11111101 | B; Clear bit P4.1                    |

### W78E51B

# Electronics Corp.

#### 3. Reduce EMI Emission

Because of on-chip Flash EPROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is useless. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space. The AO bit in the AUXR register, when set, disables the ALE output. In order to reduce EMI emission from oscillation circuitry, W78E51B allows user to diminish the gain of on-chip oscillator amplifiers by using programmer to clear the B7 bit of security register. Once B7 is set to 0, a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may effect to external crystal operating improperly at high frequency above 24 MHz. The value of R and C1, C2 may need adjustment while running at lower gain.

#### \*\*\*AUXR - Auxiliary register (8EH)

| . Los      | ON - | - 1 | NN. | 1.CO <sup>N1</sup> | - 7 | WWW | AO |
|------------|------|-----|-----|--------------------|-----|-----|----|
| A1 1 1 1 1 |      |     |     |                    |     | ×1  |    |

AO: Turn off ALE output.

#### 4. Power-off Flag

\*\*\*PCON - Power control (87H)

| PD | IDL |
|----|-----|
|    | ID  |

POF: Power off flag. Bit is set by hardware when power on reset. It can be cleared by software to determine chip reset is a warm boot or cold boot.

GF1, GF0: These two bits are general-purpose flag bits for the user.

PD: Power down mode bit. Set it to enter power down mode.

IDL: Idle mode bit. Set it to enter idle mode.

The power-off flag is located at PCON.4. This bit is set when VDD has been applied to the part. It can be used to determine if a reset is a warm boot or a cold boot if it is subsequently reset by software.


#### Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will de disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.



# W78E51B

Watchdog Timer Control Register



ENW : Enable watch-dog if set.

CLRW: Clear watch-dog timer and prescaler if set. This flag will be cleared automatically

WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.


| PS2, PS1, PS0: W | atch-do | g pres | caler tim | er select. Prescaler is selecte | ed when set PS2~0 as follow |
|------------------|---------|--------|-----------|---------------------------------|-----------------------------|
|                  | PS2     | PS1    | PS0       | PRESCALER SELECT                | WW.100 LCOM. I              |
|                  | 0       | 0      | 0         | 2                               | W.100 COM.1                 |

| PS1 | PS0              | PRESCALER SELECT  |
|-----|------------------|---|
| 0   | 0                | 2   |
| 1   | 0                | 1001. 41  |
| 0   | 1                | 8   |
| 1   | 1                | C 16  |
| 0   | 0                | 32  |
| 0   | 1                | 64  |
| 1   | 0                | 128   |
| 1   | 1 🔨              | 256   |
|     | 0<br>1<br>0<br>1 | PS1     PS0       0     0       1     0       0     1       1     1       0     0       0     1       1     0       0     1       1     0       1     1 |

The time-out period is obtained using the following equation:

 $\frac{1}{OSC} \times 2^{14} \times PRESCALER \times 1000 \times 12 \text{ mS}$ 

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer, prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



W78E51B

#### Winbond Electronics Corp.

Typical Watch-dog time-out period when OSC = 20 MHz

| PS2 PS1 PS | WATCHDOG TIME-OUT PERIOD |
|------------|--------------------------|
| 0 0 0      | 19.66 mS                 |
| 0 1 0      | 39.32 mS                 |
| 0 0 1      | 78.64 mS                 |
| 0 1 1      | 157.28 mS                |
| 1 0 0      | 314.57 mS                |
| 1 0 1      | 629.14 mS                |
| 1 1 0      | 1.25 S                   |
| 1 1 1      | 2.50 S                   |
|            |                          |

# Clock

The W78E51B is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78E51B relatively insensitive to duty cycle variations in the clock. The W78E51B incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground. An external clock source should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

#### **Power Management**

#### Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

#### Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. The only way to exit power-down mode is by a reset.

#### Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78E51B is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

#### **ON-CHIP ROM CHARACTERISTICS**

The W78E51B has several modes to program the on-chip Flash EPROM. All these operations are configured by the pins RST, ALE,  $\overrightarrow{\text{PSEN}}$ , A9CTRL(P3.0), A13CTRL(P3.1), A14CTRL(P3.2), OECTRL(P3.3),  $\overrightarrow{\text{CE}}$  (P3.6),  $\overrightarrow{\text{OE}}$  (P3.7), A0(P1.0) and VPP( $\overrightarrow{\text{EA}}$ ). Moreover, the A15–A0(P2.7–P2.0, P1.7–P1.0) and the D7–D0(P0.7–P0.0) serve as the address and data bus respectively for these operations.

8 -

### W78E51B

#### **Winbond** Electronics Corp.

#### **Read Operation**

This operation is supported for customer to read their code and the Security bits. The data will not be valid if the Lock bit is programmed to low.

#### **Output Disable Condition**

When the  $\overline{OE}$  is set to high, no data output appears on the D7..D0.

#### **Program Operation**

This operation is used to program the data to ROM and the security bits. Program operation is done when the VPP is reach to VCP (12.5V) level,  $\overline{CE}$  set to low, and  $\overline{OE}$  set to high.

#### **Program Verify Operation**

All the programming data must be checked after program operations. This operation should be performed after each byte is programmed; it will ensure a substantial program margin.

#### **Erase Operation**

An erase operation is the only way to change data from 0 to 1. This operation will erase all the ROM cells and the security bits from 0 to 1. This erase operation is done when the VPP is reach to VEP level,  $\overline{CE}$  set to low, and  $\overline{OE}$  set to high.

#### **Erase Verify Operation**

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to 1 or not. The erase verify operation automatically ensures a substantial erase margin. This operation will be done after the erase operation if VPP = VEP (14.5V),  $\overline{CE}$  is high and  $\overline{OE}$  is low.

#### Program/Erase Inhibit Operation

This operation allows parallel erasing or programming of multiple chips with different data. When  $P3.6(\overline{CE}) = VIH$ ,  $P3.7(\overline{OE}) = VIH$ , erasing or programming of non-targeted chips is inhibited. So, except for the P3.6 and P3.7 pins, the individual chips may have common inputs.

W78E51B

| OPERATIONS               | P3.0<br>(A9<br>CTRL) | P3.1<br>(A13<br>CTRL) | P3.2<br>(A14<br>CTRL) | P3.3<br>(OE<br>CTRL) | P3.6<br>(CE) | P3.7<br>(OE) | ЕА<br>(Vpp) | P2, P1<br>(A15A0)  | P0<br>(D7D0)    |
|--------------------------|----------------------|-----------------------|-----------------------|----------------------|--------------|--------------|-------------|--------------------|-----------------|
| Read                     | 0                    | 0                     | 000                   | 0                    | 0            | 0            | 11          | Address            | Data Out        |
| Output Disable           | 0 <                  | 0                     | 00                    | 0                    | 0            | 1            | 1           | X                  | Hi-Z            |
| Program                  | 0                    | 0                     | 0                     | 0                    | 0            | 1            | VCP         | Address            | Data In         |
| Program Verify           | 0                    | 0                     | 0,0                   | 0                    | 1.11         | 0            | VCP         | Address            | Data Out        |
| Erase                    | 1<br>7               | 0                     | 0                     | 0                    | 0            | 1            | VEP         | A0:0,<br>others: X | Data In<br>0FFH |
| Erase Verify             | 1                    | 0                     | 0                     | 0.C                  | 1            | 0 //         | VEP         | Address            | Data Out        |
| Program/Erase<br>Inhibit | X                    | 0 <                   | 0                     | 0                    |              | 1/1          | VCP/<br>VEP | X                  | X               |

3. The program verify operation follows behind the program operation.

4. This erase operation will erase all the on-chip Flash EPROM cells and the Security bits.


5. The erase verify operation follows behind the erase operation.

#### SECURITY BITS

Vinbond

During the programmer operation mode, the Flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of Flash EPROM and those operations on it are described below. The W78E51B has a Special Setting Register, the Security Register, which can be accessed in normal mode. The register can only be accessed from the Flash EPROM operation mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation. The Security Register is addressed in the Flash EPROM operation mode by address #0FFFFh.

> WWW.100Y.COM.TW - 10 -WWW.100X.COM



#### Lock bit


This bit is used to protect the customer's program code in the W78E51B. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the on-chip ROM data and Special Setting Registers can not be accessed again.

#### **MOVC Inhibit**

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.

#### Encryption

This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit.





WW.100Y.COM.TW

Y.COM.TW

OM.TW

# W78E51B

oy.COM.TW 00Y.COM.TW

W.100Y.COM. NW.100Y.COM

#### **ABSOLUTE MAXIMUM RATINGS**

| Electronics Corp.     |         |          | LU-TH    |      |
|-----------------------|---------|----------|----------|------|
| ABSOLUTE MAXIMUM F    | RATINGS |          |          |      |
| PARAMETER             | SYMBOL  | MIN.     | MAX.     | UNIT |
| DC Power Supply       | VDD-VSS | -0.3     | +7.0     | V    |
| Input Voltage         | VIN     | Vss -0.3 | VDD +0.3 | V    |
| Operating Temperature | TA      | 0        | 70       | °C   |
| Storage Temperature   | Тѕт     | -55      | +150     | o° ₪ |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# WWW.100Y DC CHARACTERISTICS

| PARAMETER   | SYMBOL | TEST CONDITIONS               | SPECI   | UNIT  |     |
|---|--------|-------------------------------|---------|-------|-----|
|   | WW.10  | CONT IN                       | MIN.    | MAX.  | 1.1 |
| Operating Voltage   | VDD    | COM'L                         | 4.5     | 5.5   | V   |
| Operating Current   | IDD .  | No load VDD = 5.5V            | - All   | 20    | mA  |
| Idle Current  | lidle  | Idle mode VDD = 5.5V          | -       | 6     | mA  |
| Power Down Current  | IPWDN  | Power-down mode<br>VDD = 5.5V | A.      | 50    | μΑ  |
| Input Current         IN1         VDD = 5.5V           V1, P2, P3, P4         VIN = 0V or VDD |        | -50                           | +10     | μΑ    |     |
| Logical 1-to-0 Transition<br>Current P1, P2, P3 <sup>(*1)</sup> , P4                          |        | VDD = 5.5V<br>VIN = 2.0V (*1) | -550    | MMM'  | μA  |
| Input Current<br>RST <sup>(*2)</sup>  | lin2   | VDD = 5.5V<br>VIN = VDD       | -10     | +300  | μА  |
| Input Leakage Current<br>P0, EA   | ILK    | VDD = 5.5V<br>0V < VIN < VDD  | -10     | +10   | μA  |
| Output Low Voltage<br>P1, P2, P3, P4  | VOL1   | VDD = 4.5V<br>IOL1 = +2 mA    | ONI: TV | 0.45  | V   |
| Output Low Voltage<br>ALE, PSEN, P0 <sup>(*3)</sup>   | VOL2   | VDD = 4.5V<br>IOL2 = +4 mA    | COM.    | 0.45  | V   |
| Output High Voltage<br>P1, P2, P3, P4   | VOH1   | VDD = 4.5V<br>IOH1 = -100 μA  | 2.4     | N.T.W | V   |
| Output High Voltage<br>ALE, PSEN, P0 <sup>(*3)</sup>  | Voh2   | VDD = 4.5V<br>IOH2 = -400 μA  | 2.4     | M.T.W | V   |

### W78E51B

#### **Winbond** Electronics Corp.

| PARAMETER                                       | SYMBOL    | TEST CONDITIONS             | SPECIF       | UNIT     |    |
|---|-----------|-----------------------------|--------------|----------|----|
|   | ONY.CONL. | W WWW.IC                    | MIN.         | MAX.     |    |
| Input Low Voltage<br>(Except RST)               | VIL1      | VDD = 4.5V                  | 0010.00      | 0.8      | V  |
| Input Low Voltage<br>RST <sup>(*4)</sup>        | VIL2      | VDD = 4.5V                  | 0.0          | 0.8      | V  |
| Input Low Voltage<br>XTAL1 <sup>(*4)</sup>      | VIL3      | VDD = 4.5V                  | 100 V. 100 V | 0.8      | V  |
| Input High Voltage<br>(Except RST)              | VIH1      | VDD = 4.5V                  | 2.4          | VDD +0.2 | V  |
| Sink Current<br>P1, P2, P3, P4                  | ISK1      | VDD = 4.5V<br>Vs = 0.45V    | 4            | 12       | mA |
| Input High Voltage<br>RST <sup>(*4)</sup>       | VIH2      | VDD = 4.5V                  | 0.67 VDD     | VDD +0.2 | V  |
| Input High Voltage<br>XTAL1 <sup>(*4)</sup>     | VIH3      | VDD = 4.5V                  | 0.67 Vdd     | VDD +0.2 | V. |
| Sink Current<br>P0, ALE, PSEN <sup>(*3)</sup>   | ISK2      | VDD = 4.5V<br>Vs = 0.45V    | 8 🔨          | 16       | mA |
| Source Current<br>P1, P2, P3, P4                | ISR1      | $VDD = 4.5V$ $V_{S} = 2.4V$ | -100         | -250     | uA |
| Source Current<br>P0, ALE, PSEN <sup>(*3)</sup> | ISR2      | $VDD = 4.5V$ $V_s = 2.4V$   | -8           | -14      | mA |

Notes:

\*1. Pins P1, P2 and P3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

\*2. RST pin has an internal pull-down resistor.

\*3. P0, ALE, PSEN are in the external access memory mode.

\*4. XTAL1 is a CMOS input and RST is a Schmitt trigger input.

#### **AC CHARACTERISTICS**

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a  $\pm 20$  nS variation. The numbers below represent the performance expected from a 0.6micron CMOS process when using 2 and 4 mA output buffers.




WW.100Y.COM.TW

# W78E51B

WWW.100Y.COM.

#### **Clock Input Waveform**



| PARAMETER       | SYMBOL | MIN. | TYP. | MAX.   | UNIT | NOTES |
|-----------------|--------|------|------|--------|------|-------|
| Operating Speed | FOP    | 0    |      | 40     | MHz  | 1     |
| Clock Period    | Тср    | 25   | -    | WW.100 | nS   | 2     |
| Clock High      | Тсн    | 10   | - 1  | N.10   | nS   | 3     |
| Clock Low       | TCL    | 10   | _ 1  |        | nS   | 3     |

#### **Program Fetch Cycle**

| PARAMETER                  | SYMBOL | MIN.     | TYP.        | MAX.    | UNIT | NOTES   |
|----------------------------|--------|----------|-------------|---------|------|---------|
| Address Valid to ALE Low   | TAAS   | 1 TCP -Δ | <u>.</u>    | -       | nS   | 4       |
| Address Hold from ALE Low  | Таан   | 1 TCP -Δ | TN          | -11     | nS   | 1, 4    |
| ALE Low to PSEN Low        | TAPL   | 1 TCP -Δ | NT-N        | - 📢     | nS   | 4       |
| PSEN Low to Data Valid     | TPDA   | 1007.00  | WILL        | 2 TCP 🔨 | nS   | 2       |
| Data Hold after PSEN High  | Тррн   | 0        | WT-         | 1 TCP   | nS   | 3       |
| Data Float after PSEN High | TPDZ   | 0        | <u>094.</u> | 1 TCP   | nS   | . NY.C' |
| ALE Pulse Width            | TALW   | 2 TCP -Δ | 2 TCP       | - N     | nS   | 4       |
| PSEN Pulse Width           | TPSW   | 3 TCP -Δ | 3 TCP       |         | nS   | 4       |

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle. WW.100Y.COM.TW

#### **Data Read Cycle**

| PARAMETER               | SYMBOL | MIN.             | TYP.   | MAX.     |    | NOTES |
|-------------------------|--------|------------------|--------|----------|----|-------|
| LE Low to RD Low        | TDAR   | 3 TCP - $\Delta$ | MN.TO. | 3 TCP +Δ | nS | 1, 2  |
| RD Low to Data Valid    | TDDA   | -                | N.W.   | 4 TCP    | nS | 1     |
| Data Hold from RD High  | TDDH   | 0                | . N.   | 2 TCP    | nS |       |
| Data Float from RD High | TDDZ   | 0                | W T    | 2 TCP    | nS |       |
| D Pulse Width           | TDRD   | 6 TCP -Δ         | 6 TCP  | 1002.0   | nS | 2     |

WWW.100Y.COM

# Winbond

#### **Data Write Cycle** PARAMETER SYMBOL MIN. MAX. UNIT TYP. 3 TCP $+\Delta$ ALE Low to WR Low TDAW 3 TCP -Δ nS Data Valid to WR Low TDAD 1 TCP $-\Delta$ -1 nS TDWD Data Hold from WR High 1 TCP - $\Delta$ -2 nS TDWR 6 TCP nS 12 WR Pulse Width $6 \text{ TCP} - \Delta$

Note: " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

#### **Port Access Cycle**

| Port Appage Cycle            |        |       |      |      |      |
|------------------------------|--------|-------|------|------|------|
| Port Access Cycle PARAMETER  | SYMBOL | MIN.  | TYP. | MAX. | UNIT |
| Port Input Setup to ALE Low  | TPDS   | 1 TCP | -MN  | 100  | nS   |
| Port Input Hold from ALE Low | TPDH   | 0     | - W  | 10   | nS   |
| Port Output to ALE           | TPDA   | 1 TCP | - 1  | AN.  | nS   |

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference. WWW.100Y.

#### **Program Operation**

| PARAMETER                                       | SYMBOL | MIN. | TYP.       | MAX. | UNIT |
|---|--------|------|------------|------|------|
| VPP Setup Time                                  | TVPS   | 2.0  | <u>.TY</u> |      | μS   |
| Data Setup Time                                 | TDS    | 2.0  | T.T.       | - ~~ | μS   |
| Data Hold Time                                  | Трн    | 2.0  | MITH       | - 1  | μS   |
| Address Setup Time                              | TAS    | 2.0  | OM.TW      | -    | μS   |
| Address Hold Time                               | Тан    | 0    | TIM        | - 1  | μS   |
| CE Program Pulse Width for<br>Program Operation | TPWP   | 290  | 300        | 310  | μS   |
| OECTRL Setup Time                               | Tocs   | 2.0  | N.COM      | PT   | μS   |
| OECTRL Hold Time                                | Тосн   | 2.0  | N.EON      | WT   | μS   |
| OE Setup Time                                   | TOES   | 2.0  | ON.CO      | WT   | μS   |
| OE High to Output Float                         | TDFP   | 0    | Loov.C     | 130  | nS   |
| Data Valid from OE                              | ΤΟΕν   | N-WN | . Ya       | 150  | N nS |

W.100Y.COM.T www.100X.COM WWW.100Y.COM Note: Flash data can be accessed only in flash mode. The RST pin must pull in VIH status, the ALE pin must pull in VIL status, and the PSEN pin must pull in VIH status. WWW.100Y.COM.T

W78E51B

WWW.10

W78E51B


M.TW

# Winbond

#### TIMING WAVEFORMS

x.com.

# **Program Fetch Cycle**



#### **Data Read Cycle**


|        | ON.TW WWW.100Y.COM.TW WWW.100Y.COM.TW                     |  |
|--------|---|--|
|        | S4   S5   S6   S1   S2   S3   S4   S5   S6   S1   S2   S3 |  |
| XTAL1  |   |  |
| ALE    | OW WWW.100 V.COM. WWW.100 OM.                             |  |
| PSEN   | COMPANY WWW.LOOV.CO                                       |  |
| PORT 2 |   |  |
|        | A0-A7 DATA  |  |
| PORT 0 |   |  |
| RD     | T DAR T DDA   |  |
| WW     | T DRD   |  |
|        | W.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.                   |  |
| W      | WHILLOY. CONTRACTION WITH WITH 100                        |  |

WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW - 16 --1 WWW.100Y.COM


# Winbond

Timing Waveforms, continued

#### Data Write Cycle



**Port Access Cycle** 



- 17 -


WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y.COM

Publication Release Date: December 2000 **Revision A3** 

W78E51B





WWW.100Y.COM

WWW.I

WWW.100Y.COM

WWW.100

A.TW

WWW.100Y.COM.TW

WWW.

WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.



### TYPICAL APPLICATION CIRCUITS

# WW.100Y.COM **Expanded External Program Memory and Crystal**




Figure A

| LM M    | Figure A | COM.T | N<br>N |
|---------|----------|-------|--------|
| CRYSTAL | C1       | C2    | R      |
| 16 MHz  | 30P      | 30P   | -WT    |
| 24 MHz  | 15P      | 15P   | MTN.   |
| 33 MHz  | 10P      | 10P   | 6.8K   |
| 40 MHz  | 5P       | 5P    | 4.7k   |

Above table shows the reference values for crystal applications (full gain).

Note: C1, C2, R components refer to Figure A. WWW.100Y.COM.

> Publication Release Date: December 2000 Revision A3

W78E51B


ZOM.TW

W78E51B



Typical Application Circuits, continued

#### **Expanded External Data Memory and Oscillator**



WWW.100Y.COM.TW WWW.100


WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW www.100y.COM.

# W78E51B


# Winbond

### PACKAGE DIMENSIONS

40-pin DIP



#### 44-pin PLCC






# W78E51B

WW.100Y.COM.TW

#### Package Dimensions, continued

#### 44-pin PQFP



|                | Dimension in inch |       |                    | Dimension in mm |       |       |  |
|----------------|-------------------|-------|--------------------|-----------------|-------|-------|--|
| Symbol         | Min.              | Nom.  | Max.               | Min.            | Nom.  | Max.  |  |
| A              | 1.1.              |       | . (m <sup>-1</sup> | 1               |       |       |  |
| <b>A</b> 1     | 0.002             | 0.01  | 0.02               | 0.05            | 0.25  | 0.5   |  |
| A <sub>2</sub> | 0.075             | 0.081 | 0.087              | 1.90            | 2.05  | 2.20  |  |
| b              | 0.01              | 0.014 | 0.018              | 0.25            | 0.35  | 0.45  |  |
| С              | 0.004             | 0.006 | 0.010              | 0.101           | 0.152 | 0.254 |  |
| D              | 0.390             | 0.394 | 0.398              | 9.9             | 10.00 | 10.1  |  |
| Е              | 0.390             | 0.394 | 0.398              | 9.9             | 10.00 | 10.1  |  |
| е              | 0.025             | 0.031 | 0.036              | 0.635           | 0.80  | 0.952 |  |
| H₀             | 0.510             | 0.520 | 0.530              | 12.95           | 13.2  | 13.45 |  |
| HE             | 0.510             | 0.520 | 0.530              | 12.95           | 13.2  | 13.45 |  |
| L              | 0.025             | 0.031 | 0.037              | 0.65            | 0.8   | 0.95  |  |
| LIST           | 0.051             | 0.063 | 0.075              | 1.295           | 1.6   | 1.905 |  |
| У              | $\sim$            |       | 0.003              | $\nu =$         |       | 0.08  |  |
| θ              | 0°                |       | 7 °                | 0°              | 1     | 7°    |  |

2. Dimension b does not include dambar



**Headquarters** No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792766 http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-27197006

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd; Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Winbond Electronics North America Corp. WW.100Y.COM Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 FAX: 408-5441798 100Y.COM.TW WWW.100Y.COM

WWW.100Y.COM.TW

WWW.100Y.C

**Taipei Office** 11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502

Note: All data and specifications are subject to change withou t notice

WWW.100Y.COM

- 22 -WWW.100Y.COM.