

(R)

512K

X28C512/X28C513

64K x 8 Bit

5 Volt, Byte Alterable E²PROM

FEATURES

- Access Time: 90ns
- Simple Byte and Page Write
- -Single 5V Supply
 - No External High Voltages or V_{PP} Control Circuits
- Self-Timed
- -No Erase Before Write
- -No Complex Programming Algorithms
- —No Overerase Problem
- Low Power CMOS:
 - -Active: 50mA
- -Standby: 500µA
- **Software Data Protection** -Protects Data Against System Level **Inadvertant Writes**
- High Speed Page Write Capability
- Highly Reliable Direct Write[™] Cell
- -Endurance: 100,000 Write Cycles -Data Retention: 100 Years
- Early End of Write Detection -DATA Polling
 - —Toggle Bit Polling


PIN CONFIGURATIONS

- Two PLCC and LCC Pinouts
 - -X28C512
 - -X28C010 E²PROM Pin Compatible
 - -X28C513
 - -Compatible with Lower Density E²PROMs

DESCRIPTION

The X28C512/513 is an 64K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable nonvolatile memories the X28C512/513 is a 5V only device. The X28C512/513 features the JEDEC approved pinout for bytewide memories, compatible with industry standard EPROMS.

The X28C512/513 supports a 128-byte page write operation, effectively providing a 39µs/byte write cycle and enabling the entire memory to be written in less than 2.5 seconds. The X28C512/513 also features DATA Polling and Toggle Bit Polling, system software support schemes used to indicate the early completion of a write cycle. In addition, the X28C512/513 supports the Software Data Protection option.



1

PIN DESCRIPTIONS

Addresses (A₀-A₁₅)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/ write operations. When CE is HIGH, power consumption is reduced.

Output Enable (<u>OE</u>**)**

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O0-I/O7)

Data is written to or read from the X28C512/513 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C512/513.


FUNCTIONAL DIAGRAM

PIN NAMES

Symbol	Description
A ₀ -A ₁₅	Address Inputs
I/O ₀ –I/O ₇	Data Input/Output
WE	Write Enable
CE	Chip Enable
OE	Output Enable
V _{CC}	+5V
V _{SS}	Ground
NC	No Connect
W WW	3856 PGM T01

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW



WW.100X.COM.TW

WWW.100Y.C

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or CE is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and OE is HIGH. The X28C512/513 supports both a CE and WE controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE or WE, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5ms.

Page Write Operation

The page write feature of the X28C512/513 allows the entire memory to be written in 2.5 seconds. Page write allows two to one hundred twenty-eight bytes of data to be consecutively written to the X28C512/513 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A7 through A15) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.


The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to one hundred twentyseven bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the WE HIGH to LOW transition, must begin within 100µs of the falling edge of the preceding \overline{WE} . If a subsequent WE HIGH to LOW transition is not detected within 100µs, the internal automatic programming cycle will commence. There is no page write window limitation.

Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100µs.

Write Operation Status Bits

The X28C512/513 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment



DATA Polling (I/O7)

The X28C512/513 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X28C512/ 513, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O_7 (i.e. write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O7 will reflect true data.

Toggle Bit (I/O₆)

The X28C512/513 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle, I/O₆ will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

WW.100Y.COM

WWW.100Y.COM.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DATA Polling I/O7





Figure 2a. DATA Polling Bus Sequence

Figure 2b. DATA Polling Software Flow



WWW.100Y.C

DATA Polling can effectively halve the time for writing to the X28C512/513. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

勝特力才	才料 886-3-5753	170
	(上海) 86-21-5415	
胜特力电子	(深圳) 86-755-832	98787
Http://	www. 100y. com. tv	w

WWW.100Y.COM.TW

The Toggle Bit I/O₆





Figure 3b. Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C512/513 memories that is frequently updated. Toggle Bit Polling can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for polling the Toggle Bit.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

5

HARDWARE DATA PROTECTION

The X28C512/513 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse typically less than 10ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is ≤3.6V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity. Write cycle timing specifications must be observed concurrently.

SOFTWARE DATA PROTECTION

The X28C512/513 offers a software controlled data protection feature. The X28C512/513 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C512/513 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C512/ 513 is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device. Note: The data in the three-byte enable sequence is not written to the memory array.

SOFTWARE ALGORITHM


Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to one hundred twenty-eight bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


Software Data Protection

Figure 4a. Timing Sequence—Software Data Protect Enable Sequence followed by Byte or Page Write



7

Figure 4b. Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28C512/513 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C512/513 will be write protected during power-down and after any subsequent power-up. The state of A_{15} while executing the algorithm is don't care.

Note: Once initiated, the sequence of write operations should not be interrupted.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.C

Resetting Software Data Protection

Figure 5a. Reset Software Data Protection Timing Sequence





Figure 5b. Software Sequence to Deactivate Software Data Protection



WWW.100Y


SYSTEM CONSIDERATIONS


Because the X28C512/513 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.


To gain the most benefit it is recommended that CE be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C512/513 has two power modes, standby and active, proper decoupling of the memory

Active Supply Current vs. Ambient Temperature









array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/ Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 µF high frequency ceramic capacitor be used between V_{CC} and V_{SS} at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and V_{SS} for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

9

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias	
X28C512/513	–10°C to +85°C
X28C512I/513I	65°C to +135°C
X28C512M/513M	–65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with	
Respect to VSS	–1V to +7V
D.C. Output Current	5mA
Lead Temperature	
(Soldering, 10 seconds)	300°C
1001.001.1	

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

WWW.100Y.COM.TW

RECOMMEND OPERATING CONDITIONS

emperature	Min.	Max.	Supply Voltage	Limits
Commercial	0°C	+70°C	X28C512/513	5V ±10%
Industrial	-40°C	+85°C	NIN WIN	3856
Military	–55°C	+125°C		

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified.)

WITTER I	OOT. OM.IV	Lin	nits O		WW.100 X.COM.
Symbol	Parameter	Min.	Max.	Units	Test Conditions
Icc	V _{CC} Current (Active) (TTL Inputs)	WWW.10	50	mA	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ All I/O's = Open, Address Inputs = .4V/2.4V Levels @ f = 5MHz
I _{SB1}	V _{CC} Current (Standby) (TTL Inputs)	WWW	3	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V_{IH}
I _{SB2}	V _{CC} Current (Standby) (CMOS Inputs)	WW	500	μΑ	$\overline{CE} = V_{CC} - 0.3V$, $\overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH}
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
ILO	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} (1)	Input LOW Voltage	-1 🔨	0.8	V	NITH WY 100Y.C
V _{IH} (1)	Input HIGH Voltage	2	V _{CC} + 1	V	YOOL WWW WT
V _{OL}	Output LOW Voltage	-01	0.4	V	I _{OL} = 2.1mA
V _{OH}	Output HIGH Voltage	2.4	WW.	V	I _{OH} = -400μA

3856 PGM T04.2 W.100Y.CO

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

N.100Y.COM.TW

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t _{PUR} (2)	Power-up to Read Operation	100	μs
t _{PUW} ⁽²⁾	Power-up to Write Operation	5	ms

Symbol	Parameter	Max.	Units	Test Condition
C _{I/O} (2)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} (2)	Input Capacitance	10	pF	$V_{IN} = 0V$

Parameter	Min.	Max.	Units
Endurance	10,000	WWW.IVO	Cycles Per Byte
Endurance	100,000	.T. W. Inc.	Cycles Per Pag
Data Retention	100	1.11 10	Years

Y.COM!

DY.COM

A.C. CONDITIONS OF TEST

WWW.100Y.C

Input Pulse Levels

Input Rise and

Input and Output **Timing Levels**


WWV

Fall Times

MODE SELECTION

0V to 3V	CE	OE	WE	Mode	I/O	Power
Nur Vr	PL.	V.CDM	H	Read	D _{OUT}	Active
10ns	VL10	HO	L	Write	D _{IN} CO	Active
1.5V	H.19	X	X	Standby and Write Inhibit	High Z	Standby
3856 PGM T07.1	X	L.C	X	Write Inhibit	Tool .	WTT-
	X	Х	OH	Write Inhibit	W. <u>Fo</u>	COM
	N. N.	N.1001.	COM.		WW.100 .	3856 PGM T08
CIRCUIT		SY	MBOL T	ABLE		

EQUIVALENT A.C. LOAD CIRCUIT



Note: (2) This parameter is periodically sampled and not 100% WWW.100Y.C WWW.100Y.COM.TW tested.

SYMBOL TABLE

Must be steady May change from LOW	Will be steady Will change
May change	Will change
to HIGH	from LOW to HIGH
May change from HIGH to LOW	Will change from HIGH to LOW
Don't Care: Changes Allowed	Changing: State Not Known
N/A	Center Line is High Impedance
	from HIGH to LOW Don't Care: Changes Allowed

WW.100X.COM.TW

WWW.100Y.CO

any.com.tw

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

Read Cycle Limits

	LIW WWW.10	X28C5 X28C5				X28C5 X28C5					512-25 513-25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	90	COM	120		150	14.2	200	Ow	250		ns
t _{CE}	Chip Enable Access Time	100	90	1	120		150		200	IV	250	ns
t _{AA}	Address Access Time	N.100	90	M.T	120	11	150	100 -	200	1.1	250	ns
tOE	Output Enable Access Time	10	40	T.M.	50		50	1100	50	M.T.V	50	ns
t _{LZ} (3)	CE LOW to Active Output	0	N.C	0	W	0	NN.	0	1.00	0	2	ns
t _{OLZ} (3)	OE LOW to Active Output	0	- 1	0	W	0	N	0	N.C	0	W	ns
t _{HZ} (3)	CE HIGH to High Z Output	W.	40	CON	50		50	W.I	50	OM.	50	ns
t _{OHZ} (3)	OE HIGH to High Z Output		40		50		50		50	COM	50	ns
tон	Output Hold from Address Change	0	N.100	0	M.T	0	N.	0	100%	0	1.1	ns

3856 PGM T09.4

Read Cycle



WWW.100Y.COM. Notes: (3) t_{LZ} min., t_{HZ}, t_{OLZ} min., and tOHZ are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with WWW.100Y.COM $C_L = 5pF$ from the point when \overline{CE} or \overline{OE} return HIGH (whichever occurs first) to the time when the outputs are no longer driven. WWW.100Y.COM.TW

WY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WRITE CYCLE LIMITS

Symbol	Parameter	Min.	Max.	Units
t _{WC} ⁽⁴⁾	Write Cycle Time	WWW. CON.C.	10	ms
t _{AS}	Address Setup Time	V 0	Wn. WO	ns
t _{AH}	Address Hold Time	50	CONT	ns
t _{CS}	Write Setup Time	0 100	CON.IV	ns
t _{CH}	Write Hold Time	0	Y.C. TW	ns
t _{CW}	CE Pulse Width	100	N.COMETW	ns
tOES	OE HIGH Setup Time	10	N CONT.	ns
tOEH	OE HIGH Hold Time	10	CON. L	ns
t _{WP}	WE Pulse Width	100	100Y. 01.1	ns
t _{WPH}	WE HIGH Recovery	100	100Y.CO.	ns
t _{DV}	Data Valid	WWW W	1.CO	μs
t _{DS}	Data Setup	50	W.Incon CON	ns
t _{DH}	Data Hold	0	W.100	ns
t _{DW}	Delay to Next Write	10	100X.	μs
t _{BLC}	Byte Load Cycle	0.2	100	μs

WE Controlled Write Cycle

twc ADDRESS ^tAS ^tAH -tcs ^tCH CE OE ^tOES ^tOEH tWP WE ^tDV DATA VALID DATA IN t_{DS} ^tDH DATA OUT HIGH Z 3856 FHD F17

Notes: (4) t_{WC} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time WWW.100Y.COM the device requires to complete the internal write operation.

WWW.100Y.COM.TW


WWW.100Y.C

MOX.COM.TW


WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CE Controlled Write Cycle




Page Write Cycle




- Notes: (5) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.
 - (6) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram(7)



Toggle Bit Timing Diagram



Note: (7) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

WWW.100Y.C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

X28C512/X28C513 WWW.100Y.COM

NOTES MANAGOX.CC

COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.109

WWW.100X.C

WW

WWW.100Y.C

WWW.100Y.COM.TW

W.COM.TW

WWW.100Y.COM.TW


WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

WWW.100Y.COM.TW

100X.COM.TW

00Y.COM

PACKAGING INFORMATION



32-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D


OWW.100Y.COM.TW

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



3926 FHD F09 OY.COM.TW

PACKAGING INFORMATION




32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw 3926 FHD F14

N.1007.COM.TN N.1007.COM.TN

WWW.100Y.COM.TW **PACKAGING INFORMATION** W.100Y.CON



WWW.100Y.COM.TW

WWW.100Y.C

ox.coM.TW

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) WWW.100Y.COM WWW.100Y.COM WWW.100

3926 FHD F20 WWW.100Y.COM.TW


OY.COM.TW

WW.100Y.COM.TW WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

COM.TW

WWW.100Y.C

PACKAGING INFORMATION



32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J




1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY



3926 FHD F13

WWW.100Y

PACKAGING INFORMATION




36-LEAD CERAMIC PIN GRID ARRAY PACKAGE TYPE K

WW.100Y.COM.TW

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	3926 FHD F21
	WWW.100Y.COM. 21

PACKAGING INFORMATION



32-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

WW.100Y.COM.TW

NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) WWW.100Y.COM.TW 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F25 WWW.100Y.COM.T

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www. 100y. com. tw


22 22 1001.CO

OY.COM.TW

WWW.100Y.C

PACKAGING INFORMATION

32-LEAD CERAMIC SMALL OUTLINE GULL WING PACKAGE TYPE R






3926 FHD F27

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

23

PACKAGING INFORMATION




40-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) TYPE T

NOTE:

1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES).

3926 ILL F39.2



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness tor any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

US. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its satety or effectiveness.